

J-Link / J-Trace **ARM**


User guide of the JTAG emulators
for ARM Cores



Manual Rev. 79

Date: December 1, 2009

Document: UM08001



A product of SEGGER Microcontroller GmbH & Co. KG

www.segger.com

Disclaimer

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (the manufacturer) assumes no responsibility for any errors or omissions. The manufacturer makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. The manufacturer specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

Copyright notice

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of the manufacturer. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2009 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

Trademarks

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

Contact address

SEGGER Microcontroller GmbH & Co. KG

In den Weiden 11
D-40721 Hilden

Germany

Tel. +49 2103-2878-0

Fax. +49 2103-2878-28

Email: support@segger.com

Internet: <http://www.segger.com>

Revisions

This manual describes the J-Link and J-Trace device.

For further information on topics or routines not yet specified, please contact us.

Revision	Date	By	Explanation
79	091201	AG	Chapter "Working with J-Link and J-Trace" * Section "Reset strategies" updated. Chapter "Licensing" * Section "J-Link OEM versions" updated.
78	091023	AG	Chapter "Licensing" * Section "J-Link OEM versions" updated.
77	090910	AG	Chapter "Introduction" * Section "J-Link / J-Trace models" updated.
76	090828	KN	Chapter "Introduction" * Section "Specifications" updated * Section "Hardware versions" updated * Section "Common features of the J-Link product family" updated Chapter "Target interfaces and adapters" * Section "5 Volt adapter" updated

Revision	Date	By	Explanation
75	090729	AG	Chapter "Introduction" * Section "J-Link / J-Trace models" updated. Chapter "Working with J-Link and J-Trace" * Section "SWD interface" updated.
74	090722	KN	Chapter "Introduction" * Section "Supported IDEs" added * Section "Supported CPU cores" updated * Section "Model comparison chart" renamed to "Model comparison" * Section "J-Link bundle comparison chart" removed
73	090701	KN	Chapter "Introduction" * Section "J-Link and J-Trace models" added * Sections "Model comparison chart" & "J-Link bundle comparison chart" added Chapter "J-Link and J-Trace models" removed Chapter "Hardware" renamed to "Target interfaces & adapters" * Section "JTAG Isolator" added Chapter "Target interfaces and adapters" * Section "Target board design" updated Several corrections
72	090618	AG	Chapter "Working with J-Link" * Section "J-Link control panel" updated. Chapter "Flash download and flash breakpoints" * Section "Supported devices" updated. Chapter "Device specifics" * Section "NXP" updated.
71	090616	AG	Chapter "Device specifics" * Section "NXP" updated.
70	090605	AG	Chapter "Introduction" * Section "Common features of the J-Link product family" updated.
69	090515	AG	Chapter "Working with J-Link" * Section "Reset strategies" updated. * Section "Indicators" updated. Chapter "Flash download and flash breakpoints" * Section "Supported devices" updated.
68	090428	AG	Chapter "J-Link and J-Trace related software" * Section "J-Link STM32 Commander" added. Chapter "Working with J-Link" * Section "Reset strategies" updated.
67	090402	AG	Chapter "Working with J-Link" * Section "Reset strategies" updated.
66	090327	AG	Chapter "Background information" * Section "Embedded Trace Macrocell (ETM)" updated. Chapter "J-Link and J-Trace related software" * Section "Dedicated flash programming utilities for J-Link" updated.
65	090320	AG	Several changes in the manual structure.
64	090313	AG	Chapter "Working with J-Link" * Section "Indicators" added.
63	090212	AG	Chapter "Hardware" * Several corrections. * Section "Hardware Versions" Version 8.0 added.

Revision	Date	By	Explanation
62	090211	AG	Chapter "Working with J-Link and J-Trace" * Section "Reset strategies" updated. Chapter J-Link and J-Trace related software * Section "J-Link STR91x Commander (Command line tool)" updated. Chapter "Device specifics" * Section "ST Microelectronics" updated. Chapter "Hardware" updated.
61	090120	TQ	Chapter "Working with J-Link" * Section "Cortex-M3 specific reset strategies"
60	090114	AG	Chapter "Working with J-Link" * Section "Cortex-M3 specific reset strategies"
59	090108	KN	Chapter Hardware * Section "Target board design for JTAG" updated. * Section "Target board design for SWD" added.
58	090105	AG	Chapter "Working with J-Link Pro" * Section "Connecting J-Link Pro the first time" updated.
57	081222	AG	Chapter "Working with J-Link Pro" * Section "Introduction" updated. * Section "Configuring J-Link Pro via web interface" updated. Chapter "Introduction" * Section "J-Link Pro overview" updated.
56	081219	AG	Chapter "Working with J-Link Pro" * Section "FAQs" added. Chapter "Support and FAQs" * Section "Frequently Asked Questions" updated.
55	081218	AG	Chapter "Hardware" updated.
54	081217	AG	Chapter "Working with J-Link and J-Trace" * Section "Command strings" updated.
53	081216	AG	Chapter "Working with J-Link Pro" updated.
52	081212	AG	Chapter "Working with J-Link Pro" added. Chapter "Licensing" * Section "Original SEGGER products" updated.
51	081202	KN	Several corrections.
50	081030	AG	Chapter "Flash download and flash breakpoints" * Section "Supported devices" corrected.
49	081029	AG	Several corrections.
48	080916	AG	Chapter "Working with J-Link and J-Trace" * Section "Connecting multiple J-Links / J-Traces to your PC" updated.
47	080910	AG	Chapter "Licensing" updated.
46	080904	AG	Chapter "Licensing" added. Chapter "Hardware" Section "J-Link OEM versions" moved to chapter "Licensing"
45	080902	AG	Chapter "Hardware" Section "JTAG+Trace connector" JTAG+Trace connector pinout corrected. Section "J-Link OEM versions" updated.
44	080827	AG	Chapter "J-Link control panel" moved to chapter "Working with J-Link". Several corrections.

Revision	Date	By	Explanation
43	080826	AG	Chapter "Flash download and flash breakpoints" Section "Supported devices" updated.
42	080820	AG	Chapter "Flash download and flash breakpoints" Section "Supported devices" updated.
41	080811	AG	Chapter "Flash download and flash breakpoints" updated. Chapter "Flash download and flash breakpoints", section "Supported devices" updated.
40	080630	AG	Chapter "Flash download and flash breakpoints" updated. Chapter "J-Link status window" renamed to "J-Link control panel" Various corrections.
39	080627	AG	Chapter "Flash download and flash breakpoints" Section "Licensing" updated. Section "Using flash download and flash breakpoints with different debuggers" updated. Chapter "J-Link status window" added.
38	080618	AG	Chapter "Support and FAQs" Section "Frequently Asked Questions" updated Chapter "Reset strategies" Section "Cortex-M3 specific reset strategies" updated.
37	080617	AG	Chapter "Reset strategies" Section "Cortex-M3 specific reset strategies" updated.
36	080530	AG	Chapter "Hardware" Section "Differences between different versions" updated. Chapter "Working with J-Link and J-Trace" Section "Cortex-M3 specific reset strategies" added.
35	080215	AG	Chapter "J-Link and J-Trace related software" Section "J-Link software and documentation package in detail" updated.
34	080212	AG	Chapter "J-Link and J-Trace related software" Section "J-Link TCP/IP Server (Remote J-Link / J-Trace use)" updated. Chapter "Working with J-Link and J-Trace" Section "Command strings" updated. Chapter "Flash download and flash breakpoints" Section "Introduction" updated. Section "Licensing" updated. Section "Using flash download and flash breakpoints with different debuggers" updated.
33	080207	AG	Chapter "Flash download and flash breakpoints" added Chapter "Device specifics": Section "ATMEL - AT91SAM7 - Recommended init sequence" added.
32	0080129	SK	Chapter "Device specifics": Section "NXP - LPC - Fast GPIO bug" list of device enhanced.
31	0080103	SK	Chapter "Device specifics": Section "NXP - LPC - Fast GPIO bug" updated.

Revision	Date	By	Explanation
30	071211	AG	Chapter "Device specifics": Section "Analog Devices" updated. Section "ATMEL" updated. Section "Freescale" added. Section "Luminary Micro" added. Section "NXP" updated. Section "OKI" added. Section "ST Microelectronics" updated. Section "Texas Instruments" updated. Chapter "Related software": Section "J-Link STR91x Commander" updated
29	070912	SK	Chapter "Hardware", section "Target board design" updated.
28	070912	SK	Chapter "Related software": Section "J-LinkSTR91x Commander" added. Chapter "Device specifics": Section "ST Microelectronics" added. Section "Texas Instruments" added. Subsection "AT91SAM9" added.
28	070912	AG	Chapter "Working with J-Link/J-Trace": Section "Command strings" updated.
27	070827	TQ	Chapter "Working with J-Link/J-Trace": Section "Command strings" updated.
26	070710	SK	Chapter "Introduction": Section "Features of J-Link" updated. Chapter "Background Information": Section "Embedded Trace Macrocell" added. Section "Embedded Trace Buffer" added.
25	070516	SK	Chapter "Working with J-Link/J-Trace": Section "Reset strategies in detail" - "Software, for Analog Devices ADuC7xxx MCUs" updated - "Software, for ATMEL AT91SAM7 MCUs" added. Chapter "Device specifics" Section "Analog Devices" added. Section "ATMEL" added.
24	070323	SK	Chapter "Setup": "Uninstalling the J-Link driver" updated. "Supported ARM cores" updated.
23	070320	SK	Chapter "Hardware": "Using the JTAG connector with SWD" updated.
22	070316	SK	Chapter "Hardware": "Using the JTAG connector with SWD" added.
21	070312	SK	Chapter "Hardware": "Differences between different versions" supplemented.
20	070307	SK	Chapter "J-Link / J-Trace related software": "J-Link GDB Server" licensing updated.
19	070226	SK	Chapter "J-Link / J-Trace related software" updated and reorganized. Chapter "Hardware" "List of OEM products" updated
18	070221	SK	Chapter "Device specifics" added Subchapter "Command strings" added

Revision	Date	By	Explanation
17	070131	SK	Chapter "Hardware": "Version 5.3": Current limits added "Version 5.4" added Chapter "Setup": "Installing the J-Link USB driver" removed. "Installing the J-Link software and documentation pack" added. Subchapter "List of OEM products" updated. "OS support" updated
16	061222	SK	Chapter "Preface": "Company description" added. J-Link picture changed.
15	060914	OO	Subchapter 1.5.1: Added target supply voltage and target supply current to specifications. Subchapter 5.2.1: Pictures of ways to connect J-Trace.
14	060818	TQ	Subchapter 4.7 "Using DCC for memory reads" added.
13	060711	OO	Subchapter 5.2.2: Corrected JTAG+Trace connector pinout table.
12	060628	OO	Subchapter 4.1: Added ARM966E-S to List of supported ARM cores.
11	060607	SK	Subchapter 5.5.2.2 changed. Subchapter 5.5.2.3 added.
10	060526	SK	ARM9 download speed updated. Subchapter 8.2.1: Screenshot "Start sequence" updated. Subchapter 8.2.2 "ID sequence" removed. Chapter "Support" and "FAQ" merged. Various improvements
9	060324	OO	Chapter "Literature and references" added. Chapter "Hardware": Added common information trace signals. Added timing diagram for trace. Chapter "Designing the target board for trace" added.
8	060117	OO	Chapter "Related Software": Added JLinkARM.dll. Screenshots updated.
7	051208	OO	Chapter Working with J-Link: Sketch added.
6	051118	OO	Chapter Working with J-Link: "Connecting multiple J-Links to your PC" added. Chapter Working with J-Link: "Multi core debugging" added. Chapter Background information: "J-Link firmware" added.
5	051103	TQ	Chapter Setup: "JTAG Speed" added.
4	051025	OO	Chapter Background information: "Flash programming" added. Chapter Setup: "Scan chain configuration" added. Some smaller changes.
3	051021	TQ	Performance values updated.
2	051011	TQ	Chapter "Working with J-Link" added.
1	050818	TW	Initial version.

About this document

This document describes J-Link and J-Trace. It provides an overview over the major features of J-Link and J-Trace, gives you some background information about JTAG, ARM and Tracing in general and describes J-Link and J-Trace related software packages available from Segger. Finally, the chapter *Support and FAQs* on page 191 helps to troubleshoot common problems.

For simplicity, we will refer to J-Link ARM as J-Link in this manual.

For simplicity, we will refer to J-Link ARM Pro as J-Link Pro in this manual.

Typographic conventions

This manual uses the following typographic conventions:

Style	Used for
Body	Body text.
Keyword	Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames).
Reference	Reference to chapters, tables and figures or other documents.
GUIElement	Buttons, dialog boxes, menu names, menu commands.

Table 1.1: Typographic conventions



SEGGER Microcontroller GmbH & Co. KG develops and distributes software development tools and ANSI C software components (middleware) for embedded systems in several industries such as telecom, medical technology, consumer electronics, automotive industry and industrial automation.

SEGGER's intention is to cut software development-time for embedded applications by offering compact flexible and easy to use middleware, allowing developers to concentrate on their application.

Our most popular products are emWin, a universal graphic software package for embedded applications, and embOS, a small yet efficient real-time kernel. emWin, written entirely in ANSI C, can easily be used on any CPU and most any display. It is complemented by the available PC tools: Bitmap Converter, Font Converter, Simulator and Viewer. embOS supports most 8/16/32-bit CPUs. Its small memory footprint makes it suitable for single-chip applications.

Apart from its main focus on software tools, SEGGER develops and produces programming tools for flash microcontrollers, as well as J-Link, a JTAG emulator to assist in development, debugging and production, which has rapidly become the industry standard for debug access to ARM cores.

Corporate Office:

<http://www.segger.com>

United States Office:

<http://www.segger-us.com>

EMBEDDED SOFTWARE (Middleware)



emWin

Graphics software and GUI

emWin is designed to provide an efficient, processor- and display controller-independent graphical user interface (GUI) for any application that operates with a graphical display. Starterkits, eval- and trial-versions are available.



embOS

Real Time Operating System

embOS is an RTOS designed to offer the benefits of a complete multitasking system for hard real time applications with minimal resources. The profiling PC tool embOSView is included.



emFile

File system

emFile is an embedded file system with FAT12, FAT16 and FAT32 support. emFile has been optimized for minimum memory consumption in RAM and ROM while maintaining high speed. Various Device drivers, e.g. for NAND and NOR flashes, SD/MMC and CompactFlash cards, are available.



emUSB

USB device stack

A USB stack designed to work on any embedded system with a USB client controller. Bulk communication and most standard device classes are supported.

SEGGER TOOLS

Flasher

Flash programmer

Flash Programming tool primarily for microcontrollers.

J-Link

JTAG emulator for ARM cores

USB driven JTAG interface for ARM cores.

J-Trace

JTAG emulator with trace

USB driven JTAG interface for ARM cores with Trace memory. supporting the ARM ETM (Embedded Trace Macrocell).

J-Link / J-Trace Related Software

Add-on software to be used with SEGGER's industry standard JTAG emulator, this includes flash programming software and flash breakpoints.



Table of Contents

1	Introduction	17
1.1	Requirements.....	18
1.2	J-Link / J-Trace models	19
1.2.1	Model comparison.....	20
1.2.2	J-Link ARM	21
1.2.3	J-Link ARM Pro.....	23
1.2.4	J-Trace ARM	24
1.2.5	J-Trace for Cortex-M3	26
1.2.6	Flasher ARM.....	28
1.2.7	J-Link ColdFire	28
1.3	Common features of the J-Link product family	29
1.4	Supported CPU cores	30
1.4.1	Upcoming supported cores.....	30
1.5	Supported IDEs	31
2	Licensing.....	33
2.1	Introduction.....	34
2.2	Software components requiring a license	35
2.3	License types	36
2.3.1	Built-in license	36
2.3.2	Key-based license.....	36
2.3.3	Device-based license.....	37
2.4	Legal use of SEGGER J-Link software.....	39
2.4.1	Use of the software with 3rd party tools.....	39
2.5	Original SEGGER products.....	40
2.5.1	J-Link	40
2.5.2	J-Link Pro	40
2.5.3	J-Trace.....	41
2.5.4	Flasher ARM.....	41
2.6	J-Link OEM versions.....	42
2.6.1	Analog Devices: mIDASLink	42
2.6.2	Atmel: SAM-ICE	42
2.6.3	Digi: JTAG Link.....	43
2.6.4	IAR: J-Link / J-Link KS	43
2.6.5	IAR: J-Link Lite	43
2.6.6	IAR: J-Trace	44
2.6.7	NXP: J-Link Lite LPC Edition	44
2.6.8	SEGGER: J-Link Lite.....	44
2.7	J-Link OBs	45
2.8	Illegal Clones	46
3	Setup.....	47
3.1	Installing the J-Link ARM software and documentation pack	48
3.1.1	Setup procedure.....	48
3.2	Setting up the USB interface	51
3.2.1	Verifying correct driver installation.....	51
3.3	Uninstalling the J-Link USB driver	53
3.4	Setting up the IP interface	54
3.4.1	Connecting the first time	54
3.4.2	Configuring the J-Link	55

3.4.3	FAQs	57
4	J-Link and J-Trace related software.....	59
4.1	J-Link related software.....	60
4.1.1	J-Link software and documentation package	60
4.1.2	List of additional software packages.....	61
4.2	J-Link software and documentation package in detail	62
4.2.1	J-Link Commander (Command line tool).....	62
4.2.2	J-Link STR91x Commander (Command line tool)	63
4.2.3	J-Link STM32 Commander (Command line tool)	64
4.2.4	J-Link TCP/IP Server (Remote J-Link / J-Trace use)	65
4.2.5	J-Mem Memory Viewer.....	66
4.2.6	J-Flash ARM (Program flash memory via JTAG)	67
4.2.7	J-Link RDI (Remote Debug Interface).....	68
4.2.8	J-Link GDB Server	69
4.3	Dedicated flash programming utilities for J-Link.....	70
4.3.1	Introduction	70
4.3.2	Supported Eval boards.....	70
4.3.3	Supported flash memories.....	71
4.3.4	How to use the dedicated flash programming utilities	71
4.3.5	Using the dedicated flash programming utilities for production and commercial purposes	71
4.3.6	F.A.Q.....	72
4.4	Additional software packages in detail.....	73
4.4.1	JTAGLoad (Command line tool)	73
4.4.2	J-Link Software Developer Kit (SDK).....	73
4.4.3	J-Link Flash Software Developer Kit (SDK).....	73
4.5	Using the J-LinkARM.dll.....	74
4.5.1	What is the JLinkARM.dll?.....	74
4.5.2	Updating the DLL in third-party programs.....	74
4.5.3	Determining the version of JLinkARM.dll	75
4.5.4	Determining which DLL is used by a program	75
5	Working with J-Link and J-Trace.....	77
5.1	Connecting the target system	78
5.1.1	Power-on sequence	78
5.1.2	Verifying target device connection	78
5.1.3	Problems.....	78
5.2	Indicators	79
5.2.1	Main indicator.....	79
5.2.2	Input indicator	81
5.2.3	Output indicator.....	81
5.3	JTAG interface	82
5.3.1	Multiple devices in the scan chain	82
5.3.2	Sample configuration dialog boxes.....	82
5.3.3	Determining values for scan chain configuration	85
5.3.4	JTAG Speed.....	86
5.4	SWD interface	87
5.4.1	SWD speed	87
5.4.2	SWO	87
5.5	Multi-core debugging	89
5.5.1	How multi-core debugging works.....	89
5.5.2	Using multi-core debugging in detail	90
5.5.3	Things you should be aware of	91
5.6	Connecting multiple J-Links / J-Traces to your PC	93
5.6.1	How does it work?	93
5.6.2	Configuring multiple J-Links / J-Traces	94
5.6.3	Connecting to a J-Link / J-Trace with non default USB-Address.....	95
5.7	J-Link control panel	96
5.7.1	Tabs.....	96

5.8	Reset strategies	102
5.8.1	Strategies for ARM 7/9 devices	102
5.8.2	Strategies for Cortex-M devices	104
5.9	Using DCC for memory access	106
5.9.1	What is required?	106
5.9.2	Target DCC handler	106
5.9.3	Target DCC abort handler	106
5.10	Command strings	107
5.10.1	List of available commands	107
5.10.2	Using command strings	113
5.11	Switching off CPU clock during debug	115
5.12	Cache handling.....	116
5.12.1	Cache coherency	116
5.12.2	Cache clean area	116
5.12.3	Cache handling of ARM7 cores.....	116
5.12.4	Cache handling of ARM9 cores.....	116
6	Flash download and flash breakpoints.....	117
6.1	Introduction.....	118
6.2	Licensing	119
6.3	Supported devices	121
6.4	Using flash download and flash breakpoints with different debuggers.....	128
6.4.1	IAR Embedded Workbench.....	128
6.4.2	Keil MDK	129
6.4.3	J-Link GDB Server	131
6.4.4	J-Link RDI	131
7	Device specifics	133
7.1	Analog Devices.....	134
7.1.1	ADuC7xxx	134
7.2	ATMEL	136
7.2.1	AT91SAM7.....	136
7.2.2	AT91SAM9.....	138
7.3	Freescale.....	139
7.3.1	MAC71x	139
7.4	Luminary Micro	140
7.4.1	Stellaris LM3S100 Series	141
7.4.2	Stellaris LM3S300 Series	141
7.4.3	Stellaris LM3S600 Series	141
7.4.4	Stellaris LM3S800 Series	141
7.4.5	Stellaris LM3S2000 Series.....	141
7.4.6	Stellaris LM3S6100 Series.....	141
7.4.7	Stellaris LM3S6400 Series.....	141
7.4.8	Stellaris LM3S6700 Series.....	141
7.4.9	Stellaris LM3S6900 Series.....	141
7.5	NXP	142
7.5.1	LPC.....	143
7.6	OKI	145
7.6.1	ML67Q40x	145
7.7	ST Microelectronics	146
7.7.1	STR 71x	147
7.7.2	STR 73x	147
7.7.3	STR 75x	147
7.7.4	STR91x	147
7.7.5	STM32	147
7.8	Texas Instruments.....	149
7.8.1	TMS470.....	149
8	Target interfaces and adapters	151
8.1	20-pin JTAG/SWD connector	152

8.1.1	Pinout for JTAG	152
8.1.2	Pinout for SWD	154
8.2	38-pin Mictor JTAG and Trace connector	157
8.2.1	Connecting the target board	157
8.2.2	Pinout.....	158
8.2.3	Assignment of trace information pins between ETM architecture versions	160
8.2.4	Trace signals	160
8.3	19-pin JTAG/SWD and Trace connector	162
8.3.1	Target power supply	163
8.4	Adapters	164
8.4.1	JTAG isolator	164
8.4.2	JTAG 14 pin adapter	165
8.4.3	5 Volt adapter.....	166
9	Background information	169
9.1	JTAG	170
9.1.1	Test access port (TAP)	170
9.1.2	Data registers.....	170
9.1.3	Instruction register.....	170
9.1.4	The TAP controller	171
9.2	The ARM core	173
9.2.1	Processor modes	173
9.2.2	Registers of the CPU core	173
9.2.3	ARM / Thumb instruction set.....	174
9.3	EmbeddedICE	175
9.3.1	Breakpoints and watchpoints	175
9.3.2	The ICE registers	176
9.4	Embedded Trace Macrocell (ETM)	177
9.4.1	Trigger condition	177
9.4.2	Code tracing and data tracing	177
9.4.3	J-Trace integration example - IAR EWARM	177
9.5	Embedded Trace Buffer (ETB)	181
9.6	Flash programming	182
9.6.1	How does flash programming via J-Link / J-Trace work?	182
9.6.2	Data download to RAM.....	182
9.6.3	Data download via DCC.....	182
9.6.4	Available options for flash programming	182
9.7	J-Link / J-Trace firmware.....	184
9.7.1	Firmware update	184
9.7.2	Invalidating the firmware	184
10	Designing the target board for trace	187
10.1	Overview of high-speed board design.....	188
10.1.1	Avoiding stubs	188
10.1.2	Minimizing Signal Skew (Balancing PCB Track Lengths)	188
10.1.3	Minimizing Crosstalk.....	188
10.1.4	Using impedance matching and termination	188
10.2	Terminating the trace signal	189
10.2.1	Rules for series terminators	189
10.3	Signal requirements	190
11	Support and FAQs	191
11.1	Measuring download speed	192
11.1.1	Test environment	192
11.2	Troubleshooting	193
11.2.1	General procedure.....	193
11.2.2	Typical problem scenarios	193
11.3	Signal analysis.....	195
11.3.1	Start sequence	195
11.3.2	Troubleshooting	195

11.4 Contacting support 196
11.5 Frequently Asked Questions 197
12 Glossary 199
13 Literature and references 205

Chapter 1

Introduction

This chapter gives a short overview about J-Link and J-Trace.

1.1 Requirements

Host System

To use J-Link or J-Trace you need a host system running Windows 2000, Windows XP, Windows 2003, or Windows Vista.

Target System

A target system with a supported CPU is required.

You should make sure that the emulator you are looking at supports your target CPU. For more information about which J-Link features are supported by each emulator, please refer to *Model comparison* on page 20.


1.2 J-Link / J-Trace models

J-Link / J-Trace is available in different variations, each designed for different purposes / target devices. Currently, the following models of J-Link / J-Trace are available:

- J-Link ARM
- J-Link ARM Pro
- J-Trace ARM
- J-Trace for Cortex-M3

In the following, the different J-Link / J-Trace models are described and the changes between the different hardware versions of each model are listed. To determine the hardware version of your J-Link / J-Trace, the first step should be to look at the label at the bottom side of the unit. J-Links / J-Traces have the hardware version printed on the back label.

If this is not the case with your J-Link / J-Trace, start `JLink.exe`. As part of the initial message, the hardware version is displayed.



```
C:\Program Files\SEGGER\JLinkARM_v402d\JLink.exe
SEGGER J-Link Commander V4.02d '?' for help>
Compiled Mar 12 2009 15:39:38
DLL version V4.02d, compiled Mar 12 2009 15:39:15
Firmware: J-Link ARM V8 compiled Mar 12 2009 15:28:03
Hardware: V8.00
S/N : 1
UTarget = 0.0000
JTAG speed: 5 kHz
J-Link>
```

1.2.1 Model comparison

The following tables show the features which are included in each J-Link / J-Trace model.

Hardware features

	J-Link	J-Link Pro	J-Trace CM-3	J-Trace
USB	yes	yes	yes	yes
Ethernet	no	yes	no	no
Supported cores	ARM7/9/11, Cortex-M0/M1/M3	ARM7/9/11, Cortex-M0/M1/M3	ARM 7/9 (no tracing), Cortex-M3	ARM 7/9
JTAG	yes	yes	yes	yes
SWD	yes	yes	yes	no
SWO	yes	yes	coming soon	no
ETM Trace	no	no	yes	yes

Software features

Software features are features implemented in the software primarily on the host. Software features can either come with the J-Link or be added later using a license string from Segger.

	J-Link	J-Link Pro	J-Trace CM-3	J-Trace
J-Flash	yes(opt)	yes	yes(opt)	yes(opt)
Flash breakpoints ²	yes(opt)	yes	yes(opt)	yes(opt)
Flash download ¹	yes(opt)	yes	yes(opt)	yes(opt)
GDB Server	yes(opt)	yes	yes(opt)	yes(opt)
RDI	yes(opt)	yes	yes(opt)	yes(opt)

¹ Most IDEs come with its own flashloaders, so in most cases this feature is not essential for debugging your applications in flash. The J-Link flash download (FlashDL) feature is mainly used in debug environments where the debugger does not come with an own flashloader (e.g. the GNU Debugger). For more information about how flash download via FlashDL works, please refer to *Flash download and flash breakpoints* on page 117.

² In order to use the flash breakpoints with J-Link no additional license for flash download is required. The flash breakpoint feature allows setting an unlimited number of breakpoints even if the application program is not located in RAM, but in flash memory. Without this feature, the number of breakpoints which can be set in flash is limited to the number of hardware breakpoints (typically two for ARM 7/9, six for Cortex-M3) For more information about flash breakpoints, please refer to *Flash download and flash breakpoints* on page 117.

1.2.2 J-Link ARM

J-Link is a JTAG emulator designed for ARM cores. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

1.2.2.1 Additional features

- Serial Wire Debug supported *
- Serial Wire Viewer supported *
- Download speed up to 720 KBytes/second **
- DCC speed up to 800 Kbytes/second **
- RDI interface available, which allows using J-Link with RDI compliant software

* = Supported by J-Link hardware version 6

** = Measured with J-Link Rev.5, ARM7 @ 50 MHz, 12MHz JTAG speed.



1.2.2.2 Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Link ARM. All values are valid for J-Link ARM hardware version 8.

General	
Supported OS	Microsoft Windows 2000 Microsoft Windows XP Microsoft Windows XP x64 Microsoft Windows 2003 Microsoft Windows 2003 x64 Microsoft Windows Vista Microsoft Windows Vista x64 Windows 7 Windows 7 x64
Electromagnetic compatibility (EMC)	EN 55022, EN 55024
Operating temperature	+5°C ... +60°C
Storage temperature	-20°C ... +65 °C
Relative humidity (non-condensing)	Max. 90% rH
Size (without cables)	100mm x 53mm x 27mm
Weight (without cables)	70g
Mechanical	
USB interface	USB 2.0, full speed
Target interface	JTAG 20-pin (14-pin adapter available)
JTAG/SWD Interface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.
Target interface voltage (V_{IF})	1.2V ... 5V
Target supply voltage	4.5V ... 5V (if powered with 5V on USB)
Target supply current	Max. 300mA
LOW level input voltage (V_{IL})	Max. 40% of V_{IF}
HIGH level input voltage (V_{IH})	Min. 60% of V_{IF}
JTAG/SWD Interface, Timing	

Table 1.1: J-Link ARM specifications

Data input rise time (T_{rdi})	Max. 20ns
Data input fall time (T_{fdi})	Max. 20ns
Data output rise time (T_{rdo})	Max. 10ns
Data output fall time (T_{fdo})	Max. 10ns
Clock rise time (T_{rc})	Max. 10ns
Clock fall time (T_{fc})	Max. 10ns

Table 1.1: J-Link ARM specifications

1.2.2.3 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7 via JTAG	ARM9 via JTAG	Cortex-M3 via SWD
J-Link Rev. 6 – 8	720 Kbytes/s (12MHz JTAG)	550 Kbytes/s (12MHz JTAG)	180 Kbytes/s (12 MHz SWD)

Table 1.2: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 192.

The actual speed depends on various factors, such as JTAG/SWD, clock speed, host CPU core etc.

1.2.2.4 Hardware versions

Versions 1-4

Obsolete.

Version 5.0

Identical to version 4.0 with the following exception:

- Uses a 32-bit RISC CPU.
- Maximum download speed (using DCC) is over 700 Kbytes/second.
- JTAG speed: Maximum JTAG frequency is 12 MHz; possible JTAG speeds are: 48 MHz / n, where n is 4, 5, ..., resulting in speeds of:
 - 12.000 MHz (n = 4)
 - 9.600 MHz (n = 5)
 - 8.000 MHz (n = 6)
 - 6.857 MHz (n = 7)
 - 6.000 MHz (n = 8)
 - 5.333 MHz (n = 9)
 - 4.800 MHz (n = 10)
- Supports adaptive clocking.

Version 5.2

Identical to version 5.0 with the following exception:

- Target interface: RESET is open drain

Version 5.3

Identical to version 5.2 with the following exception:

- 5V target supply current limited
5V target supply (pin 19) of Kick-Start versions of J-Link is current monitored and limited. J-Link automatically switches off 5V supply in case of over-current to protect both J-Link and host computer. Peak current (≤ 10 ms) limit is 1A, operating current limit is 300mA.

Version 5.4

Identical to version 5.3 with the following exception:

- Supports 5V target interfaces.

Version 6.0

Identical to version 5.4 with the following exception:

- Outputs can be tristated (Effectively disabling the JTAG interface)
- Supports SWD interface.
- SWD speed: Software implementation. 4 MHz maximum SWD speed.
- J-Link supports SWV (Speed limited to 500 kHz)

Version 7.0

Identical to version 6.0 with the following exception:

- Uses an additional pin to the UART unit of the target hardware for SWV support (Speed limited to 6 MHz).

Version 8.0

Identical to version 7.0 with the following exception:

- SWD support for non-3.3V targets.

1.2.3 J-Link ARM Pro

J-Link Pro is a JTAG emulator designed for ARM cores. It is fully compatible to J-Link and connects via Ethernet/USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. Additional support for Cortex-R4 and Cortex-R8 cores will be available in the near future. J-Link Pro comes with licenses for all J-Link related SEGGER software products which allows using J-Link Pro "out-of-the-box".



1.2.3.1 Additional features

- Fully compatible to J-Link ARM
- More memory for future firmware extensions (ARM11, X-Scale, Cortex R4 and Cortex A8)
- Additional LEDs for power and RESET indication
- Comes with web interface for easy TCP/IP configuration (built-in web server)
- Built-in GDB Server (planned to be implemented in the near future)
- Serial Wire Debug supported
- Serial Wire Viewer supported
- Download speed up to 720 KBytes/second ** (higher download speeds will be available in the near future)
- DCC speed up to 800 Kbytes/second **
- Comes with licenses for: J-Link ARM RDI, J-Link ARM FlashBP, J-Link ARM FlashDL, J-Link ARM GDB Server and J-Flash ARM.
- Embedded Trace Buffer (ETB) support
- Galvanic isolation from host via Ethernet
- RDI interface available, which allows using J-Link with RDI compliant software

** = Measured with J-Link Pro Rev. 1.1, ARM7 @ 50 MHz, 12MHz JTAG speed.

1.2.3.2 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7 via JTAG	ARM9 via JTAG	Cortex-M3 via SWD
Rev. 1 via USB	720 Kbytes/s (12 MHz JTAG)	550 Kbytes/s (12 MHz JTAG)	190 Kbytes/s (12 MHz SWD)
Rev. 1 via TCP/IP	720 Kbytes/s (12 MHz JTAG)	550 Kbytes/s (12 MHz JTAG)	190 Kbytes (12 MHz SWD)

Table 1.3: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 192.

The actual speed depends on various factors, such as JTAG/SWD, clock speed, host CPU core etc.

1.2.3.3 Hardware versions

Version 1.1

Compatible to J-Link ARM.

- Provides an additional Ethernet interface which allows to communicate with J-Link via TCP/IP.

1.2.4 J-Trace ARM

J-Trace is a JTAG emulator designed for ARM cores which includes trace (ETM) support. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Trace has a built-in 20-pin JTAG connector and a built-in 38-pin JTAG+Trace connector, which are compatible to the standard 20-pin connector and 38-pin connector defined by ARM.



1.2.4.1 Additional features

- Supports tracing on ARM7/9 targets
- Download speed up to 420 Kbytes/second *
- DCC speed up to 600 Kbytes/second *

* = Measured with J-Trace, ARM7 @ 50 MHz, 12MHz JTAG speed.

1.2.4.2 Specifications for J-Trace

Power Supply	USB powered < 300mA
USB Interface	USB 2.0, full speed
Target Interface	JTAG 20-pin (14-pin adapter available) JTAG+Trace: Mictor, 38-pin
Serial Transfer Rate between J-Trace and Target	up to 12 MHz
Supported Target Voltage	3.0 - 3.6 V (5V adapter available)
Operating Temperature	+5°C ... +40°C
Storage Temperature	-20°C ... +65 °C
Relative Humidity (non-condensing)	<90% rH
Size (without cables)	123mm x 68mm x 30mm

Table 1.4: J-Trace specifications

Weight (without cables)	120g
Electromagnetic Compatibility (EMC)	EN 55022, EN 55024
Supported OS	Microsoft Windows 2000 Microsoft Windows XP Microsoft Windows XP x64 Microsoft Windows 2003 Microsoft Windows 2003 x64 Microsoft Windows Vista Microsoft Windows Vista x64 Windows 7

Table 1.4: J-Trace specifications

1.2.4.3 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7 via JTAG	ARM9 via JTAG
J-Trace Rev. 1	420.0 Kbytes/s (12MHz JTAG)	280.0 Kbytes/s (12MHz JTAG)

Table 1.5: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 192.

The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

1.2.4.4 Hardware versions

Version 1

This J-Trace uses a 32-bit RISC CPU. Maximum download speed is approximately 420 KBytes/second (600 KBytes/second using DCC).

1.2.5 J-Trace for Cortex-M3

J-Trace for Cortex-M3 is a JTAG/SWD emulator designed for Cortex-M3 cores which includes trace (ETM) support. J-Trace for Cortex-M3 can also be used as a J-Link and it also supports ARM7/9 cores. Tracing on ARM7/9 targets is not supported.

1.2.5.1 Additional features

- Has all the J-Link functionality
- Supports tracing on Cortex-M3 targets



1.2.5.2 Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Trace for Cortex-M3. All values are valid for the latest hardware version of J-Trace for Cortex-M3.

General	
Supported OS	Microsoft Windows 2000 Microsoft Windows XP Microsoft Windows XP x64 Microsoft Windows 2003 Microsoft Windows 2003 x64 Microsoft Windows Vista Microsoft Windows Vista x64 Windows 7 Windows 7 x64
Electromagnetic compatibility (EMC)	EN 55022, EN 55024
Operating temperature	+5°C ... +60°C
Storage temperature	-20°C ... +65 °C
Relative humidity (non-condensing)	Max. 90% rH
Size (without cables)	123mm x 68mm x 30mm
Weight (without cables)	120g
Mechanical	
USB interface	USB 2.0, full speed
Target interface	JTAG 20-pin (14-pin adapter available)
JTAG/SWD Interface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.
Target interface voltage (V_{IF})	1.2V ... 5V
Target supply voltage	4.5V ... 5V (if powered with 5V on USB)
Target supply current	Max. 300mA
LOW level input voltage (V_{IL})	Max. 40% of V_{IF}
HIGH level input voltage (V_{IH})	Min. 60% of V_{IF}
JTAG/SWD Interface, Timing	
Data input rise time (T_{rdi})	Max. 20ns
Data input fall time (T_{fdi})	Max. 20ns
Data output rise time (T_{rdo})	Max. 10ns
Data output fall time (T_{fdo})	Max. 10ns
Clock rise time (T_{rc})	Max. 10ns
Clock fall time (T_{fc})	Max. 10ns
Trace Interface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.
Target interface voltage (V_{IF})	1.2V ... 5V
Voltage interface low pulse (V_{IL})	Max. 40% of V_{IF}
Voltage interface high pulse (V_{IH})	Min. 60% of V_{IF}
Trace Interface, Timing	
TRACECLK low pulse width (T_{wl})	Min. 2ns
TRACECLK high pulse width (T_{wh})	Min. 2ns

Table 1.6: J-Trace for Cortex-M3 specifications

Data rise time (T_{rd})	Max. 3ns
Data fall time (T_{fd})	Max. 3ns
Clock rise time (T_{rc})	Max. 3ns
Clock fall time (T_{fc})	Max. 3ns
Data setup time (T_s)	Min. 3ns
Data hold time (T_h)	Min. 2ns

Table 1.6: J-Trace for Cortex-M3 specifications

1.2.5.3 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	Cortex-M3 via SWD
J-Trace Rev. 1	190 Kbytes/s (12MHz SWD)

Table 1.7: Download speed differences between hardware revisions

The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

1.2.6 Flasher ARM

Flasher ARM is a programming tool for microcontrollers with on-chip or external Flash memory and ARM core. Flasher ARM is designed for programming flash targets with the J-Flash software or stand-alone. In addition to that Flasher ARM has all of the J-Link functionality. For more information about Flasher ARM, please refer to *UM08007, Flasher ARM User's Guide*.



1.2.7 J-Link ColdFire

J-Link ColdFire is a BDM emulator designed for ColdFire® cores. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003, or Windows Vista. J-Link ColdFire has a built-in 26-pin BDM connector, which is compatible to the standard 26-pin connector defined by Freescale. For more information about J-Link ColdFire BDM 26, please refer to *UM08009, J-Link ColdFire BDM26 User's Guide*.



1.3 Common features of the J-Link product family

- USB 2.0 interface
- Any ARM7/9/11 (including thumb mode), Cortex-M0/M1/M3 core supported
- Automatic core recognition
- Maximum JTAG speed 12 MHz
- Seamless integration into the IAR Embedded Workbench® IDE
- No power supply required, powered through USB
- Support for adaptive clocking
- All JTAG signals can be monitored, target voltage can be measured
- Support for multiple devices
- Fully plug and play compatible
- Standard 20-pin JTAG connector, standard 38-pin JTAG+Trace connector
- USB and 20-pin ribbon cable included
- Memory viewer (J-Mem) included
- TCP/IP server included, which allows using J-Trace via TCP/IP networks
- RDI interface available, which allows using J-Link with RDI compliant software
- Flash programming software (J-Flash) available
- Flash DLL available, which allows using flash functionality in custom applications
- Software Developer Kit (SDK) available
- Full integration with the IAR C-SPY® debugger; advanced debugging features available from IAR C-SPY debugger.
- 14-pin JTAG adapter available
- Adapter for 5V JTAG targets available for hardware revisions up to 5.3
- Optical isolation adapter for JTAG/SWD interface available
- Target power supply via pin 19 of the JTAG/SWD interface (up to 300 mA to target with overload protection)

1.4 Supported CPU cores

J-Link / J-Trace has been tested with the following cores, but should work with any ARM7/9/11 and Cortex-M0/M1/M3 core. If you experience problems with a particular core, do not hesitate to contact Segger.

- ARM7TDMI (Rev 1)
- ARM7TDMI (Rev 3)
- ARM7TDMI-S (Rev 4)
- ARM720T
- ARM920T
- ARM922T
- ARM926EJ-S
- ARM946E-S
- ARM966E-S
- ARM1136JF-S
- ARM1136J-S
- ARM1156T2-S
- ARM1156T2F-S
- ARM1176JZ-S
- ARM1176JZF
- ARM1176JZF-S
- Cortex-M0
- Cortex-M1
- Cortex-M3

1.4.1 Upcoming supported cores

- Cortex-A8/A9
- Cortex-R4
- X-Scale

If you need support for any of these cores you should get in touch with us (info@segger.com).

1.5 Supported IDEs

J-Link / J-Trace can be used with different IDEs. Some IDEs support J-Link directly, for other ones additional software (such as J-Link RDI) is necessary in order to use J-Link. The following tables list which features of J-Link / J-Trace can be used with the different IDEs.

ARM7/9

IDE	Debug support ⁴	Flash download	Flash breakpoints	Trace support ³
IAR EWARM	yes	yes	yes	yes
Keil MDK	yes	yes	yes	no
Rowley	yes	yes	no	no
CodeSourcery	yes	no	no	no
Yargato (GDB)	yes	yes	yes	no
RDI compliant toolchains such as RVDS/ADS	yes ¹	yes ¹	yes ¹	no

ARM Cortex-M3

IDE	Debug support ⁴	Flash download	Flash breakpoints	Trace support ³	SWO support
IAR EWARM	yes	yes	yes	yes	yes
Keil MDK	yes	yes	yes	no ²	yes
Rowley	yes	yes	no	no	no
CodeSourcery	yes	no	no	no	no
Yargato (GDB)	yes	yes	yes	no	no

ARM11

ARM11 has currently been tested with IAR EWARM only.

IDE	Debug support ⁴	Flash download	Flash breakpoints	Trace support ³
IAR EWARM	yes	no ²	no ²	no
Rowley	yes	no ²	no	no
Yargato (GDB)	yes	no ²	no ²	no

¹ Requires J-Link RDI license for download of more than 32KBytes

² Coming soon

³ Requires emulator with trace support

⁴ Debug support includes the following: Download to RAM, memory read/write, CPU register read/write, Run control (go, step, halt), software breakpoints in RAM and hardware breakpoints in flash memory.

Chapter 2

Licensing

This chapter describes the different license types of J-Link related software and the legal use of the J-Link software with original SEGGER and OEM products.

2.1 Introduction

J-Link functionality can be enhanced by the features J-Flash, RDI, flash download (`J-Link ARM FlashDL`) and flash breakpoints (`FlashBP`). These features do not come with J-Link and need additional licenses. In the following the licensing options of the software will be explained.

2.2 Software components requiring a license

There are four software components which need an additional license:

- J-Flash
- J-Link RDI
- Flash download (J-Link ARM FlashDL)
- Flash breakpoints (FlashBP)

For more information about J-Link RDI licensing procedure / license types, please refer to the *J-Link RDI User Guide* (UM08004), chapter *Licensing*.

For more information about J-Flash licensing procedure / license types, please refer to the *J-Flash User Guide* (UM08003), chapter *Licensing*.

In the following the licensing procedure and license types of J-Link ARM FlashDL and FlashBP are explained

2.3 License types

For each of the software components J-Link ARM FlashDL and FlashBP which require an additional license, there are three types of licenses:

Built-in License

This type of license is easiest to use. The customer does not need to deal with a license key. The software automatically finds out that the connected J-Link contains the built-in license(s). This is the type of license you get if you order J-Link and the license at the same time, typically in a bundle.

Key-based license


This type of license is used if you already have a J-Link, but want to enhance its functionality by using J-Link ARM FlashDL and FlashBP. In addition to that, the key-based license is used for trial licenses. To enable this type of license you need to obtain a license key from SEGGER. Free trial licenses are available upon request from www.segger.com. This license key has to be added to the J-Link license management. How to enter a license key is described in detail in *Licensing* on page 119. Every license can be used on different PCs, but only with the J-Link the license is for. This means that if you want to use J-Link ARM FlashDL and FlashBP with other J-Links, every J-Link needs a license.

Device-based license

The device-based license comes with the J-Link software and is available for some devices. For a complete list of devices which have built-in licenses, please refer to *Device list* on page 37. The device-based license has to be activated via the debugger. How to activate a device-based license is described in detail in the section *Activating a device-based license* on page 37.

2.3.1 Built-in license

This type of license is easiest to use. The customer does not need to deal with a license key. The software automatically finds out that the connected J-Link contains the built-in license(s). To check what licenses the used J-Link have, simply open the J-Link commander (JLink.exe). The J-Link commander finds and lists all of the J-Link's licenses automatically, as can be seen in the screenshot below.



```

J-Link Commander
SEGGER J-Link Commander V3.78d ('?' for help)
Compiled Jan 16 2008 19:55:40
DLL version V3.78d, compiled Jan 16 2008 19:55:31
Firmware: J-Link ARM V6 compiled Jan 21 2008 16:01:17
Hardware: V6.00
S/N : 
Feature(s) : RDI, FlashBP, FlashDL
VTarget = 3.3060
Info: TotalIRLen = 17, IRPrint = 0x001129
JTAG speed: 30 kHz
Info: CP15.0.0: 0x41259660: ARM, Architecture 5TE
Info: J-Link: ARM9, 966 core
Found 3 JTAG devices, Total IRLen = 17:
  Id of device #0: 0x04570041
  Id of device #1: 0x25966041
  Id of device #2: 0x2457F041
Found ARM with core Id 0x25966041 <ARM9>
  ETM V1.3: 1 pairs addr.comp, 0 data comp, 4 MM decs, 1 counters
J-Link>
  
```

This J-Link for example, has built-in licenses for RDI, J-Link ARM FlashDL and FlashBP.

2.3.2 Key-based license


When using a key-based license, a license key is required in order to enable the J-Link features J-Link ARM FlashDL and FlashBP. License keys can be added via the license manager. How to enter a license via the license manager is described in *Licensing* on page 119. Like the built-in license, the key-based license is only valid for one J-Link, so if another J-Link is used it needs a separate license.

2.3.3 Device-based license

The device-based license is a free license, available for some devices. It's already included in J-Link, so no keys are necessary to enable this license type. To activate a device based license, the debugger needs to select a supported device.

2.3.3.1 Activating a device-based license

In order to activate a device-based license, the debugger needs to select a supported device. To check if the debugger has selected the right device, simply open the J-Link control panel and check the **device** section in the **General** tab.



2.3.3.2 Device list

The following list contains all devices which are supported by the device-based license

Manufacturer	Name	Licenses
NXP	LPC2101	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2102	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2103	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2104	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2105	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2106	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2109	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2114	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2119	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2124	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2129	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2131	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP

Table 2.1: Device list

Manufacturer	Name	Licenses
NXP	LPC2132	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2134	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2136	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2138	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2141	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2142	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2144	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2146	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2148	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2194	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2212	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2214	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2292	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2294	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2364	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2366	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2368	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2378	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2468	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2478	RDI, J-Link ARM FlashDL, J-Link ARM FlashBP

Table 2.1: Device list

2.4 Legal use of SEGGER J-Link software

The software consists of proprietary programs of SEGGER, protected under copyright and trade secret laws. All rights, title and interest in the software are and shall remain with SEGGER. For details, please refer to the license agreement which needs to be accepted when installing the software. The text of the license agreement is also available as entry in the start menu after installing the software.

Use of software

SEGGER J-Link software may only be used with original SEGGER products and authorized OEM products. The use of the licensed software to operate SEGGER product clones is prohibited and illegal.

2.4.1 Use of the software with 3rd party tools

For simplicity, some components of the J-Link software are also distributed from partners with software tools designed to use J-Link. These tools are primarily debugging tools, but also memory viewers, flash programming utilities but also software for other purposes. Distribution of the software components is legal for our partners, but the same rules as described above apply for their usage: They may only be used with original SEGGER products and authorized OEM products. The use of the licensed software to operate SEGGER product clones is prohibited and illegal.

2.5 Original SEGGER products

The following products are original SEGGER products for which the use of the J-Link software is allowed:

2.5.1 J-Link

J-Link is a JTAG emulator designed for ARM cores. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

Licenses

Comes with built-in licenses for J-Link ARM FlashDL and FlashBP for some devices. For a complete list of devices which are supported by the built-in licenses, please refer to *Device list* on page 37.



2.5.2 J-Link Pro

J-Link Pro is a JTAG emulator designed for ARM cores. It connects via USB or Ethernet to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

Licenses

Comes with built-in licenses for all J-Link related software products: J-Link ARM FlashDL, FlashBP, RDI, J-Link GDB Server and J-Flash.



2.5.3 J-Trace

J-Trace is a JTAG emulator designed for ARM cores which includes trace (ETM) support. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Trace has a built-in 20-pin JTAG connector and a built-in 38-pin JTAG+Trace connector, which is compatible with the standard 20-pin connector and 38-pin connector defined by ARM.



2.5.4 Flasher ARM

Flasher ARM is a programming tool for microcontrollers with on-chip or external Flash memory and ARM core. Flasher ARM is designed for programming flash targets with the J-Flash software or stand-alone. In addition to that Flasher ARM has all of the J-Link functionality. Flasher ARM connects via USB or via RS232 interface to a PC, running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. Flasher ARM has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.



2.6 J-Link OEM versions

There are several different OEM versions of J-Link on the market. The OEM versions look different, but use basically identical hardware. Some of these OEM versions are limited in speed, some of these can only be used with certain chips and some of these have certain add-on features enabled, which normally requires license. In any case, it should be possible to use the J-Link software with these OEM versions. However, proper function cannot be guaranteed for OEM versions. SEGGER Microcontroller does not support OEM versions; support is provided by the respective OEM.

2.6.1 Analog Devices: mIDASLink

mIDASLink is an OEM version of J-Link, sold by Analog Devices.

Limitations

mIDASLink works with Analog Devices chips only. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

Licenses for RDI, J-Link ARM FlashDL and FlashBP are included. Other licenses can be added.



2.6.2 Atmel: SAM-ICE

SAM-ICE is an OEM version of J-Link, sold by Atmel.

Limitations

SAM-ICE works with Atmel devices only. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

Licenses for RDI and GDB Server are included. Other licenses can be added.



2.6.3 Digi: JTAG Link

Digi JTAG Link is an OEM version of J-Link, sold by Digi International.

Limitations

Digi JTAG Link works with Digi devices only. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

License for GDB Server is included. Other licenses can be added.



2.6.4 IAR: J-Link / J-Link KS

IAR J-Link / IAR J-Link KS are OEM versions of J-Link, sold by IAR.

Limitations

IAR J-Link / IAR J-Link KS can not be used with Keil MDK. This limitation can NOT be lifted; if you would like to use J-Link with Keil MDK, you need to buy a separate J-Link. IAR J-Link does not support kickstart power.

Licenses

No licenses are included. All licenses can be added.



2.6.5 IAR: J-Link Lite

IAR J-Link Lite is an OEM version of J-Link, sold by IAR.

Limitations

IAR J-Link Lite can not be used with Keil MDK. This limitation can NOT be lifted; if you would like to use J-Link with Keil MDK, you need to buy a separate J-Link.

JTAG speed is limited to 4 MHz.

Licenses

No licenses are included. All licenses can be added.



2.6.6 IAR: J-Trace

IAR J-Trace is an OEM version of J-Trace, sold by IAR.

Limitations

IAR J-Trace can not be used with Keil MDK. This limitation can NOT be lifted; if you would like to use J-Trace with Keil MDK, you need to buy a separate J-Trace.

Licenses

No licenses are included. All licenses can be added.



2.6.7 NXP: J-Link Lite LPC Edition

J-Link Lite LPC Edition is an OEM version of J-Link, sold by NXP.

Limitations

J-Link Lite LPC Edition only works with NXP devices. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

No licenses are included.



2.6.8 SEGGER: J-Link Lite

J-Link ARM Lite is a fully functional OEM-version of SEGGER J-Link ARM. If you are selling evaluation-boards, J-Link ARM Lite is an inexpensive emulator solution for you. Your customer receives a widely acknowledged JTAG-emulator which allows him to start right away with his development.

Limitations

JTAG speed is limited to 4 MHz

Licenses

No licenses are included. All licenses can be added.

Note

J-Link ARM Lite is only delivered and supported as part of Starter Kits. It is not sold to end customer and not guaranteed to work with custom hardware.



2.7 J-Link OBs

J-Link OBs (J-Link On Board) are single chip versions of J-Link which are used on various eval boards. It is legal to use J-Link software with these boards, provided that the eval board manufacturer has obtained a license from SEGGER. The following list shows the eval board manufacturer which are allowed to use J-Link OBs:

- IAR Systems
- Embedded Artists

2.8 Illegal Clones

Clones are copies of SEGGER products which use the copyrighted SEGGER Firmware without a license. It is strictly prohibited to use SEGGER J-Link software with illegal clones of SEGGER products. Manufacturing and selling these clones is an illegal act for various reasons, amongst them trademark, copyright and unfair business practise issues.

The use of illegal J-Link clones with this software is a violation of US, European and other international laws and is prohibited.

If you are in doubt if your unit may be legally used with SEGGER J-Link software, please get in touch with us.

End users may be liable for illegal use of J-Link software with clones.

Chapter 3

Setup

This chapter describes the setup procedure required in order to work with J-Link / J-Trace. Primarily this includes the installation of the J-Link software and documentation package, which also includes a kernel mode J-Link USB driver in your host system.

3.1 Installing the J-Link ARM software and documentation pack

J-Link is shipped with a bundle of applications, corresponding manuals and some sample projects and the kernel mode J-Link USB driver. Some of the applications require an additional license, free trial licenses are available upon request from www.segger.com.

Refer to chapter *J-Link and J-Trace related software* on page 59 for an overview about the J-Link software and documentation pack.


3.1.1 Setup procedure

To install the J-Link ARM software and documentation pack, follow this procedure:


Note: We recommend to check if a newer version of the J-Link software and documentation pack is available for download before starting the installation. Check therefore the J-Link related download section of our website:

http://www.segger.com/download_jlink.html


1. Before you plug your J-Link / J-Trace into your computer's USB port, extract the setup tool `Setup_JLinkARM_V<VersionNumber>.zip`. The setup wizard will install the software and documentation pack that also includes the certified J-Link USB driver. Start the setup by double clicking `Setup_JLinkARM_V<VersionNumber>.exe`. The **license Agreement** dialog box will be opened. Accept the terms with the **Yes** button.




2. The **Welcome** dialog box is opened. Click **Next >** to open the **Choose Destination Location** dialog box.




3. Accept the default installation path `C:\Program Files\SEGGER\JLinkARM_V<VersionNumber>` or choose an alternative location. Confirm your choice with the **Next >** button.




4. The **Choose options** dialog is opened. The **Create entry in start menu** and the **Add shortcuts to desktop** option are preselected. Accept or deselect the options and confirm the selection with the **Next >** button.



5. The installation process will be started.



- The **Installation Complete** dialog box appears after the copy process. Close the installation wizard with the **Finish >** button.



- The J-Link software and documentation pack is successfully installed on your PC.
- Connect your J-Link via USB with your PC. The J-Link will be identified and after a short period the J-Link LED stops rapidly flashing and stays on permanently.


3.2 Setting up the USB interface

After installing the J-Link ARM software and documentation package it should not be necessary to perform any additional setup sequences in order to configure the USB interface of J-Link.

3.2.1 Verifying correct driver installation

To verify the correct installation of the driver, disconnect and reconnect J-Link / J-Trace to the USB port. During the enumeration process which takes about 2 seconds, the LED on J-Link / J-Trace is flashing. After successful enumeration, the LED stays on permanently.


Start the provided sample application `JLink.exe`, which should display the compilation time of the J-Link firmware, the serial number, a target voltage of 0.000V, a complementary error message, which says that the supply voltage is too low if no target is connected to J-Link / J-Trace, and the speed selection. The screenshot below shows an example.




```

C:\Program Files\SEGGER\JLinkARM_V386\JLink.exe
SEGGER J-Link Commander V3.86 ('?' for help)
Compiled Jun 27 2008 19:42:43
DLL version V3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM V6 compiled Jun 27 2008 18:35:51
Hardware: V6.00
S/N : 1
VTarget = 0.0000
JTAG speed: 5 kHz
J-Link>
  
```

In addition you can verify the driver installation by consulting the Windows device manager. If the driver is installed and your J-Link / J-Trace is connected to your computer, the device manager should list the J-Link USB driver as a node below "Universal Serial Bus controllers" as shown in the following screenshot:



Right-click on the driver to open a context menu which contains the command **Properties**. If you select this command, a **J-Link driver Properties** dialog box is opened and should report: **This device is working properly**.



If you experience problems, refer to the chapter *Support and FAQs* on page 191 for help. You can select the **Driver** tab for detailed information about driver provider, version, date and digital signer.



3.3 Uninstalling the J-Link USB driver


If J-Link / J-Trace is not properly recognized by Windows and therefore does not enumerate, it make sense to uninstall the J-Link USB driver.

This might be the case when:


- The LED on the J-Link / J-Trace is rapidly flashing.
- The J-Link / J-Trace is recognized as **Unknown Device** by Windows.

To have a clean system and help Windows to reinstall the J-Link driver, follow this procedure:

1. Disconnect J-Link / J-Trace from your PC.
2. Open the **Add/Remove Programs** dialog (Start > Settings > Control Panel > Add/Remove Programs) and select **Windows Driver Package - Segger (jlink) USB** and click the **Change/Remove** button.



3. Confirm the uninstallation process.



3.4 Setting up the IP interface

Some emulators of the J-Link family have (or future members will have) an additional Ethernet interface, to communicate with the host system. These emulators will also come with a built-in web server which allows configuration of the emulator via web interface. In addition to that, you can set a default gateway for the emulator which allows using it even in large intranets. For simplicity the setup process of J-Link Pro (referred to as J-Link) is described in this section.

3.4.1 Connecting the first time

When connecting J-Link the first time, it attempts to acquire an IP address via DHCP. To get information about which IP address is acquired, you have to possibilities:

- Connecting J-Link via USB and via Ethernet and read out the IP address via `JLink.exe`.
- Connecting J-Link only via Ethernet and read out the IP via the DHCP IP Assignment table of your DHCP Server.

In the following, both ways to get the IP address assigned to J-Link via DHCP, are explained.

3.4.1.1 Connecting via USB and Ethernet

When using `JLink.exe` in order to read out the IP address, J-Link has to be connected to your host system via Ethernet and via USB. When starting `JLink.exe`, it will show information about the IP address (static / dynamic) when connecting to J-Link.

```

C:\Program Files\SEGGER\JLinkARM_V397F\JLink.exe
SEGGER J-Link Commander U3.97f ('?' for help)
Compiled Dec 5 2008 21:20:32
DLL version U3.97f, compiled Dec 5 2008 21:20:15
Firmware: J-Link ARM-Pro V1.x compiled Dec 11 2008 09:27:14
Hardware: U1.10
S/N : 
IP-Addr.: 192.168.199.29 <Dynamic>
UTarget = 3.261U
Info: TotalIRLen = 4, IRPrint = 0x01
Found 1 JTAG device, Total IRLen = 4:
  Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F <ARM7>
JTAG speed: 5 kHz
J-Link>
  
```

To get more detailed information about the current configuration of the J-Link (such as subnet mask and MAC address), you can use the `conf` command in `JLink.exe`.

```

C:\Program Files\SEGGER\JLinkARM_V397F\JLink.exe
SEGGER J-Link Commander U3.97f ('?' for help)
Compiled Dec 5 2008 21:20:32
DLL version U3.97f, compiled Dec 5 2008 21:20:15
Firmware: J-Link ARM-Pro V1.x compiled Dec 11 2008 09:27:14
Hardware: U1.10
S/N : 
IP-Addr.: 192.168.199.29 <Dynamic>
UTarget = 3.261U
Info: TotalIRLen = 4, IRPrint = 0x01
Found 1 JTAG device, Total IRLen = 4:
  Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F <ARM7>
JTAG speed: 5 kHz
J-Link>conf
USB-Address: Default
Enum. type: USB-Address is used
KS-Power: Off <Default>
Network configuration: DHCP
IP-Addr.: 192.168.199.29
Subnetmask: 255.255.0.0
Gateway-Addr: 192.168.1.1
DNS-Addr: 217.237.148.70
MAC-Addr: 00:22:C7:01:00:17 <Default>
J-Link>_
  
```

After reading out the IP address you can connect to J-Link via Ethernet, using the IP address.

3.4.1.2 Connecting via Ethernet only

This way of reading out the IP address of J-Link can be used for example if you do not have administrator rights on the host system in order to install the USB driver which is necessary to connect to J-Link via USB. To get the IP address which has been assigned to J-Link via DHCP, you have to read it out from the DHCP IP Assignment table of your DHCP Server:

Host ID	IP Address	MAC Address	Lease Time	Client Name
14	192.168.199.22	00-50-FC-85-53-4A	13:17:50.390	...
15	192.168.199.23	00-22-15-14-CF-3E	14:51:39.380	...
16	192.168.199.24	00-0C-29-F9-39-AA	23:29:01.760	...
17	192.168.199.25	00-22-15-1A-9C-F4	14:51:04.610	...
18	192.168.199.26	00-0C-29-C5-42-CE	40:06:04.180	...
19	192.168.199.27	00-0C-29-22-CA-F9	15:56:27.240	...
20	192.168.199.28	00-22-15-1A-9C-CC	15:16:19.100	...
21	192.168.199.29	00-22-C7-01-00-17	40:12:58.460	JLINK23
22	192.168.199.30	00-22-C7-01-1A-FA	43:22:00.870	JLINK87006906
23	192.168.199.31	00-11-43-3E-AB-9D	44:55:39.040	...
24	192.168.199.32	00-22-C7-01-00-06	45:00:05.760	JLINK171100006
25	192.168.199.33	00-22-C7-01-00-11	45:11:24.480	JLINK17
26	192.168.199.34	00-22-C7-01-00-09	45:12:21.060	JLINK171100009
27	192.168.199.35	00-22-C7-01-00-10	47:25:49.630	JLINK171100016
28	192.168.199.36	00-0C-29-6E-91-67	48:59:05.770	...
29	192.168.199.37	00-22-15-52-FA-F4	33:08:25.650	...
30	192.168.199.38	00-0C-29-0C-1B-6C	112:37:41.540	...

You can easily identify your J-Link by its host ID (in this case JLINK23) and by its MAC addr which always starts with: 00-22-C7-01-XX-XX where XX depends on the serial number of your J-Link. In this case the serial number of the connected J-Link is 23 (0x0017), so its IP address is: 00-22-C7-01-00-17.

3.4.2 Configuring the J-Link

By default, J-Link is configured to receive an IP address and a subnet mask via DHCP. It is also possible to assign a fixed IP address to it. Setting up J-Link can be done via JLink.exe or via web interface. In the following, both configuration methods are described.

3.4.2.1 Configuring J-Link via JLink.exe

Configuring J-Link via JLink.exe is very simple because only one command (in different variations) is necessary to choose between automatic IP address and dynamic IP address assignment.

Note: If you want to configure J-Link via JLink.exe and J-Link is connected to your host-system via Ethernet only, you have to type in the `ip <IPAddr>` command.

Example

```
ip 192.168.199.29
```

Assigning an IP address via DHCP

By default, J-Link is configured to acquire an IP address via DHCP, so it should not be necessary to configure this. But, if you change the IP address to a fixed one, DHCP is disabled from this point. To re-enable DHCP you should use the `ipaddr DHCP` command in JLink.exe. The `ipaddr` command will be explained in the following.

Assigning an IP address manually

If you do not want J-Link to be configured via DHCP, you can assign an IP address and a subnet mask (optional) manually. This is done via the `ipaddr` command in `JLink.exe`. This command can be used in four different ways, which are explained in the table below:

Command	Explanation
<code>ipaddr</code>	If no additional parameter is specified, the current IP and subnet mask of J-Link are shown.
<code>ipaddr <IP></code>	If an IP is given as an additional parameter the given IP address is set as the IP address for J-Link. A default 16-bit subnet mask (255.255.0.0) is used. From this time J-Link uses this static IP, DHCP is disabled from this point.
<code>ipaddr <IP> <Subnet mask></code>	If an IP and a subnet mask is given as an additional parameter, the given IP and the given subnet mask are used. From this time J-Link uses this static IP and subnet mask, DHCP is disabled from this point.
<code>ipaddr DHCP</code>	If DHCP is given as an additional parameter the use of DHCP is enabled the next time J-Link boots up. This especially makes sense if a static IP address was previously used and now an IP address given by the DHCP Server shall be used.

Table 3.1: ipaddr command description

Example ipaddr

```
J-Link>ipaddr
DHCP assigned network configuration
IP-Addr: 192.168.199.29
Subnetmask: 255.255.0.0
```

Example ipaddr <IP>

```
J-Link>ipaddr 192.168.87.115
IP address successfully changed to '192.168.87.115'.
Subnetmask successfully changed to '255.255.0.0'.
```

Example ipaddr <IP> <Subnet mask>

```
J-Link>ipaddr 192.168.87.116 255.255.0.0
IP address successfully changed to '192.168.87.116'.
Subnetmask successfully changed to '255.255.0.0'.
```

Example ipaddr DHCP

```
J-Link>ipaddr DHCP
Configuration successfully changed to DHCP.
```


3.4.2.2 Configuring J-Link via web interface

J-Link comes with a web server, which provides a web interface for configuration. This enables you to configure J-Link without additional tools, just with a simple web browser. The **Home** page of the web interface shows the serial number, the current IP address and the MAC address of the J-Link.

The **Network configuration** page allows you to configure the IP address, the subnet mask and the default gateway of J-Link. You can choose between **automatic** IP assignment and **manual** IP assignment by selecting the appropriate radio button. If you choose **manual**, you can change the IP address, the subnet mask and the default gateway by entering the desired values in the appropriate fields and clicking **change**. So, you do not have to care about any command syntax in order to change the IP address/subnet mask/default gateway.

3.4.3 FAQs

- Q: How can I use J-Link with GDB and Ethernet?
 A: You have to use the J-Link ARM GDB Server in order to connect to J-Link via GDB and Ethernet.

Chapter 4

J-Link and J-Trace related software

This chapter describes Segger's J-Link / J-Trace related software portfolio, which covers nearly all phases of the development of embedded applications. The support of the remote debug interface (RDI) and the J-Link GDBServer allows an easy J-Link integration in all relevant toolchains.

4.1 J-Link related software

4.1.1 J-Link software and documentation package

J-Link is shipped with a bundle of applications. Some of the applications require an additional license, free trial licenses are available upon request from www.segger.com.

Software	Description
JLinkARM.dll	DLL for using J-Link / J-Trace with third-party programs.
JLink.exe	Free command-line tool with basic functionality for target analysis.
JLinkSTR91x	Free command-line tool to configure the ST STR91x cores. For more information please refer to <i>J-Link STR91x Commander (Command line tool)</i> on page 63
JLinkSTM32	Free command-line tool for STM32 devices. Can be used to disable the hardware watchdog and to unsecure STM32 devices (override read-protection).
J-Link TCP/IP Server	Free utility which provides the possibility to use J-Link / J-Trace remotely via TCP/IP.
J-Mem memory viewer	Free target memory viewer. Shows the memory content of a running target and allows editing as well.
J-Flash	Stand-alone flash programming application. Requires an additional license. For more information about J-Flash please refer to <i>J-Flash ARM User's Guide (UM08003)</i> .
RDI support with Flash download and Flash breakpoints.	Provides Remote Debug Interface (RDI) support. Flash breakpoints provide the ability to set an unlimited number of software breakpoints in flash memory areas. Flash download allows an arbitrary debugger to write into flash memory. Each additional feature requires an own additional license.
J-Link GDB Server	The J-Link GDB Server is a remote server for the GNU Debugger (GDB). Requires an additional license. For more information about J-Link GDB Server, please refer to <i>J-Link GDB Server User's Guide (UM08005)</i> .
Dedicated flash programming utilities	Free dedicated flash programming utilities for the following eval boards: Cogent CSB737, ST MB525, Toshiba TOPAS 910.

Table 4.1: J-Link / J-Trace related software

4.1.2 List of additional software packages

The software packages listed below are available upon request from www.segger.com.

Software	Description
JTAGLoad	Command line tool that opens an <code>svf</code> file and sends the data in it via J-Link / J-Trace to the target.
J-Link Software Developer Kit (SDK)	The J-Link Software Developer Kit is needed if you want to write your own program with J-Link / J-Trace.
J-Link Flash Software Developer Kit (SDK)	An enhanced version of the JLinkARM.DLL, which contains additional API functions for flash programming.


Table 4.2: J-Link / J-Trace additional software packages

4.2 J-Link software and documentation package in detail

The J-Link / J-Trace software documentation package is shipped together with J-Link / J-Trace and may also be downloaded from www.segger.com.

4.2.1 J-Link Commander (Command line tool)

J-Link Commander (`JLink.exe`) is a tool that can be used for verifying proper installation of the USB driver and to verify the connection to the ARM chip, as well as for simple analysis of the target system. It permits some simple commands, such as memory dump, halt, step, go and ID-check, as well as some more in-depths analysis of the state of the ARM core and the ICE breaker module.




```
C:\Program Files\SEGGER\JLinkARM_V386\JLink.exe
SEGGER J-Link Commander V3.86 ('?' for help)
Compiled Jun 27 2008 19:42:43
DLL version V3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM U6 compiled Jun 27 2008 18:35:51
Hardware: U6.00
S/N : 
UTarget = 3.2740
JTAG speed: 5 kHz
Info: TotalIRLen = 4, IRPrint = 0x01
Found 1 JTAG device, Total IRLen = 4:
  Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F <ARM7>
J-Link>
```

4.2.2 J-Link STR91x Commander (Command line tool)

J-Link STR91x Commander (`JLinkSTR91x.exe`) is a tool that can be used to configure STR91x cores. It permits some STR9 specific commands like:

- Set the configuration register to boot from bank 0 or 1
- Erase flash sectors
- Read and write the OTP sector of the flash
- Write-protect single flash sectors by setting the sector protection bits
- Prevent flash from communicate via JTAG by setting the security bit

All of the actions performed by the commands, excluding writing the OTP sector and erasing the flash, can be undone. This tool can be used to erase the flash of the controller even if a program is in flash which causes the ARM core to stall.



```

C:\Work\JLinkARM\Output\Debug\JLinkSTR91x.exe
-----
Available commands are:
fsize          Set the size of the primary flash manually.
               Syntax: fsize 0|1|2|3, where 0 selects a 256 Kbytes device,
               1 a 512 Kbytes device, 2 a 1024 Kbytes device
               and 3 a 2048 Kbytes device
showconf       Show configuration register content and security status
men            Read memory
               Syntax: men <Addr>, <NumBytes>
erase          Erase flash sectors (OTP can not be erased).
               Syntax: erase <SectorMaskL>, <SectorMaskH>
               SectorMaskL = Bits 0-8 mask sectors 0-8 of bank 0
               SectorMaskH = Bits 0-4 mask sectors 0-4 of bank 1
                   Bit 17 masks the configuration sector
                   Bit 18 masks the User-Code sector
                   All other bits are ignored
erase bank0    Erase flash bank 0
erase bank1    Erase flash bank 1
erase all      Perform a full chip erase
setb           Boot from flash bank x (0 and 1 are available)
               Syntax: setb <int>
blank          Blank check all flash sectors
secure         Set the security bit. Protects device from read or debug access
               through the JTAG port (can only be cleared by a full chip erase).
unsecure       Unsecure the device. Content of configuration register is saved.
protect        Protect flash sectors.
               Syntax: protect <Bank0SectorMask>, <Bank1SectorMask>
               Bank0SectorMask: Bits 0-8 mask flash sectors 0-8 of bank 0
               Bank1SectorMask: Bits 0-4 mask flash sectors 0-4 of bank 1
unprotect      Unprotect flash sectors.
               Syntax: unprotect <Bank0SectorMask>, <Bank1SectorMask>
               Bank0SectorMask: Bits 0-8 mask flash sectors 0-8 of bank 0
               Bank1SectorMask: Bits 0-4 mask flash sectors 0-4 of bank 1
readotp        Read OTP sectors
writeotp       Write words to the OTP sectors.
               Syntax: writeotp <Word1>, [<Word2>, ..., <Word8>]
q             Quit

J-Link>_

```

When starting the STR91x commander, a command sequence will be performed which brings MCU into Turbo Mode.


"While enabling the Turbo Mode, a dedicated test mode signal is set and controls the GPIOs in output. The IOs are maintained in this state until a next JTAG instruction is send." (ST Microelectronics)

Enabling Turbo Mode is necessary to guarantee proper function of all commands in the STR91x Commander.

4.2.3 J-Link STM32 Commander (Command line tool)

J-Link STM32 Commander (`JLinkSTM32.exe`) is a free command line tool which can be used to disable the hardware watchdog of STM32 devices which can be activated by programming the option bytes. Moreover the J-Link STM32 Commander unsecures a read-protected STM32 device by re-programming the option bytes.

Note: Unprotecting a secured device or will cause a mass erase of the flash memory.


A screenshot of a Windows command prompt window titled "C:\Work\JLinkARM\Output\Release\JLinkSTM32.exe". The window contains the following text:

```
SEGGER J-Link Unlock tool for STM32F10x devices
Compiled Apr 16 2009 09:59:58
(c) 2009 SEGGER Microcontroller GmbH & Co. KG, www.segger.com
Solutions for real time microcontroller applications

Connecting...O.K.
Performing init sequence...O.K.
SWD speed: 8000 kHz
Unlocking flash...O.K.
Press any key to exit.
```


4.2.4 J-Link TCP/IP Server (Remote J-Link / J-Trace use)

The J-Link TCP/IP Server allows using J-Link / J-Trace remotely via TCP/IP. This enables you to connect to and fully use a J-Link / J-Trace from another computer. Performance is just slightly (about 10%) lower than with direct USB connection.



The J-Link TCP/IP Server also accepts commands which are passed to the J-Link TCP/IP Server via the command line.

4.2.4.1 List of available commands

The table below lists the commands accepted by the J-Link TCP/IP Server

Command	Description
<code>port</code>	Selects the IP port on which the J-Link TCP/IP Server is listening.
<code>usb</code>	Selects a usb port for communication with J-Link.

Table 4.3: Available commands

4.2.4.2 port

Syntax

```
-port <Portno.>
```

Example

To start the J-Link TCP/IP Server listening on port 19021 the command should look as follows:

```
-port 19021
```

4.2.4.3 usb

Syntax

```
-usb <USBIndex>
```

Example

Currently usb 0-3 are supported, so if the J-Link TCP/IP Server should connect to the J-Link on usb port 2 the command should look as follows:


```
-usb 2
```


4.2.6 J-Flash ARM (Program flash memory via JTAG)

J-Flash ARM is a software running on Windows 2000, Windows XP, Windows 2003 or Windows Vista systems and enables you to program your flash EEPROM devices via the JTAG connector on your target system.

J-Flash ARM works with any ARM7/9 system and supports all common external flashes, as well as the programming of internal flash of ARM microcontrollers. It allows you to erase, fill, program, blank check, upload flash content, and view memory functions of the software with your flash devices.

J-Flash requires a additional license from Segger. Even without a license key you can still use J-Flash ARM to open project files, read from connected devices, blank check target memory, verify data files and so on. However, to actually program devices via J-Flash ARM and J-Link / J-Trace you are required to obtain a license key from us. Evaluation licenses are available free of charge. For further information go to our website or contact us directly.



Features

- Works with any ARM7/ARM9 chip
- ARM microcontrollers (internal flash) supported
- Most external flash chips can be programmed
- High-speed programming: up to 300 Kbytes/second (depends on flash device)
- Very high-speed blank check: Up to 16 Mbytes/sec (depends on target)
- Smart read-back: Only non-blank portions of flash transferred and saved
- Easy to use, comes with projects for standard eval boards.

4.2.7 J-Link RDI (Remote Debug Interface)

The J-Link RDI software is an remote debug interface for J-Link. It makes it possible to use J-Link with any RDI compliant debugger. The main part of the software is an RDI-compliant DLL, which needs to be selected in the debugger. There are two additional features available which build on the RDI software foundation. Each additional features requires an RDI license in addition to its own license. Evaluation licenses are available free of charge. For further information go to our website or contact us directly.


Note: The RDI software (as well as flash breakpoints and flash downloads) do not require a license if the target device is an LPC2xxx. In this case the software verifies that the target device is actually an LPC 2xxx and have a device-based license.

4.2.7.1 Flash download and flash breakpoints

Flash download and flash breakpoints are supported by J-Link RDI. For more information about flash download and flash breakpoints, please refer to *J-Link RDI User's Guide (UM08004)*, chapter *Flash download* and chapter *Breakpoints in flash memory*.

4.2.8 J-Link GDB Server

GDB Server is a remote server for the GNU Debugger GDB. GDB and GDB Server communicate via a TCP/IP connection, using the standard GDB remote serial protocol. The GDB Server translates the GDB monitor commands into J-Link commands.




The GNU Project Debugger (GDB) is a freely available debugger, distributed under the terms of the GPL. It connects to an emulator via a TCP/IP connection. It can connect to every emulator for which a GDB Server software is available. The latest Unix version of the GDB is freely available from the GNU committee under:

<http://www.gnu.org/software/gdb/download/>

J-Link GDB Server is distributed as "free for evaluation and non commercial use". The software can be used free of charge for educational and nonprofit purposes without additional license. Without additional license, only 32 KBytes may be downloaded. To download bigger programs or to use the software for other, especially commercial purposes, a license is required. With such a license, the download size is not limited. Free 30 days limited license are available upon request. For further information go to our website or contact us directly.


4.3 Dedicated flash programming utilities for J-Link

The SEGGER J-Link comes with dedicated flash programming utilities (DFPU) for a number of popular Eval boards. These utilities are designed to program a .bin file into the flash memory of the target hardware, with J-Link. Each dedicated flash programming utility works only with the Eval board it was designed for.



4.3.1 Introduction

Using the dedicated flash programming utilities which come with J-Link, is permitted for development purposes only. As long as the dedicated flash programming tools are used for development purposes only, no additional license is required. If you want to use the dedicated flash programming utilities for commercial and production purposes, you need to obtain a license from SEGGER. SEGGER also offers to create dedicated flash programming utilities for custom hardware. When starting a dedicated flash programming utility, a message box appears which tells the user about the purpose of the dedicated flash programming utility:



4.3.2 Supported Eval boards

The list below shows the Eval boards for which dedicated flash programming utilities have been already developed. Simple flash programming utilities for other, popular Eval boards are on the schedule.

CPU / MCU	Eval board manufacturer	Eval board name	Flash memory
Atmel AT91SAM9263	Cogent	CSB737	Typically 65 MB external NOR flash
ST STM32F103RBT6	ST Microelectronics	MB525	Typically 128 KB internal flash
Toshiba TMPA910CRXBG	Toshiba	TOPAS910	Typically 32 MB external NOR flash
NXP LPC3250	Phytec	PCM-967	Typically 32 MB external NAND flash (ST NAND256R3A)

Table 4.4:

4.3.3 Supported flash memories


The dedicated flash programming utilities for J-Link can be created for the following flash memories:

- External NOR flash
- Internal flash
- NAND flash
- Data flash
- SPI flash

In order to use external NOR flash, a CFI compliant flash memory has to be used because the flash programming utilities use the CFI information to detect the flash size and sectorization.

4.3.4 How to use the dedicated flash programming utilities

The dedicated flash programming utilities are very simple to use. Every tool expects a path to a data file (*.bin) passed as a command line parameter, on startup. If no path is passed the flash programming utility searches for a data in the `Samples\` directory. This .bin file has to be named as shown in the table above. For example, for the Cogent CSB737 Eval board this file is named: `CogentCSB737.bin`.



```

C:\Work\JLinkFlashCogentCSB737.exe
SEGGER J-Link Flash Programmer for Cogent CSB737 eval board.
Compiled Jul 29 2008 11:02:33
(c) 2008 SEGGER Microcontroller GmbH & Co. KG, www.segger.com
Solutions for real time microcontroller applications

Connecting... O.K.
JTAG speed: 12000 kHz
Core Id: 0x792603F
Flash ID: 0x1227E
CFI: 512 * 128 KB
Loading binary file... [C:\Work\Samples\CogentCSB737.bin]
562720 bytes of data loaded successfully.
Erasing Sectors... O.K.
Completed after 2.141 sec (262 KB/sec)
Programming flash... O.K.
Completed after 2.485 sec (226 KB/sec)
Press any key to continue
  
```

4.3.5 Using the dedicated flash programming utilities for production and commercial purposes

If you want to use dedicated flash programming utilities for production and commercial purposes you need to obtain a license from SEGGER. In order to obtain a license for a dedicated flash programming utility, there are two options:

- Purchasing the source code of an existing dedicated flash programming utility
- Purchasing the source code of a dedicated flash programming utility for custom hardware

The source code can be compiled using a Microsoft Visual C++ V6 or newer compiler. It contains code which is executed on the target device (RAMCODE). This RAMCODE may not be used with debug probes other than J-Link.

4.3.5.1 Purchasing the source code of an existing dedicated flash programming utility

Purchasing the source code of an existing dedicated flash programming utility (described above) allows you to use the dedicated flash programming utility for production and commercial purposes. Making the resulting executable publicly available is not permitted.

For more information about the pricing for the source code of existing dedicated flash programming utilities, please refer to the price list on our website http://www.segger.com/pricelist_jlink.html#8.20.01.

4.3.5.2 Purchasing the source code of a dedicated flash programming utility for custom hardware

SEGGER also offers to design dedicated flash programming utilities for custom hardware for which you will also need to obtain a license. The resulting executable may be used for organization internal purposes only.

4.3.6 F.A.Q.


- Q: Q: Can the dedicated flash programming utilities be used for commercial purposes?
- A: A: Yes, you can buy the source code of one or more of the flash programming utilities which makes it possible to use them for commercial and production purposes.
- Q: Q: I want to use the dedicated flash programming utilities with my own hardware. Is that possible?
- A: A: The free dedicated flash programming utilities which come with J-Link do not support custom hardware. In order to use your own hardware with a dedicated flash programming utility, SEGGER offers to create dedicated flash programming utilities for custom hardware
- Q: Q: Do I need a license to use the dedicated flash programming utilities?
- A: A: As long as you use the dedicated flash programming utilities, which come with J-Link, for development purposes only, you do not need an additional license. In order to use them for commercial and/or production purposes you need to obtain a license from SEGGER.
- Q: Q: Which file types are supported by the dedicated flash programming utilities?
- A: A: Currently, the dedicated flash programming utilities support *.bin files.
- Q: Q: Can I use the dedicated flash programming utilities with other debug probes than J-Link?
- A: A: No, the dedicated flash programming utilities only work with J-Link

4.4 Additional software packages in detail

The packages described in this section are not available for download. If you wish to use one of them, contact SEGGER Microcontroller Systeme directly.

4.4.1 JTAGLoad (Command line tool)

JTAGLoad is a tool that can be used to open an svf (Serial vector format) file. The data in the file will be sent to the target via J-Link / J-Trace.



4.4.2 J-Link Software Developer Kit (SDK)

The J-Link Software Developer Kit is needed if you want to write your own program with J-Link / J-Trace. The J-Link DLL is a standard Windows DLL typically used from C programs (Visual Basic or Delphi projects are also possible). It makes the entire functionality of J-Link / J-Trace available through its exported functions, such as halting/stepping the ARM core, reading/writing CPU and ICE registers and reading/writing memory. Therefore it can be used in any kind of application accessing an ARM core. The standard DLL does not have API functions for flash programming. However, the functionality offered can be used to program flash. In this case, a flash loader is required. The table below lists some of the included files and their respective purpose.

Files	Contents
GLOBAL.h JLinkARMDLL.h	Header files that must be included to use the DLL functions. These files contain the defines, typedef names, and function declarations.
JLinkARM.lib	A Library that contains the exports of the JLink DLL.
JLinkARM.dll	The DLL itself.
Main.c	Sample application, which calls some JLinkARM DLL functions.
JLink.dsp JLink.dsw	Project files of the sample application. Double click JLink.dsw to open the project.
JLinkARMDLL.pdf	Extensive documentation (API, sample projects etc.).

Table 4.5: J-Link SDK

4.4.3 J-Link Flash Software Developer Kit (SDK)

This is an enhanced version of the JLinkARM.DLL which contains additional API functions for flash programming. The additional API functions (prefixed JLINKARM_FLASH_) allow erasing and programming of flash memory. This DLL comes with a sample executable, as well as with source code of this executable and a Microsoft Visual C/C++ project file. It can be an interesting option if you want to write your own programs for production purposes.

4.5 Using the J-LinkARM.dll

4.5.1 What is the JLinkARM.dll?

The J-LinkARM.dll is a standard Windows DLL typically used from C or C++, but also Visual Basic or Delphi projects. It makes the entire functionality of the J-Link / J-Trace available through the exported functions.

The functionality includes things such as halting/stepping the ARM core, reading/writing CPU and ICE registers and reading/writing memory. Therefore, it can be used in any kind of application accessing an ARM core.

4.5.2 Updating the DLL in third-party programs

The JLinkARM.dll can be used by any debugger that is designed to work with it. Some debuggers, like the IAR C-SPY® debugger, are usually shipped with the JLinkARM.dll already installed. Anyhow it may make sense to replace the included DLL with the latest one available, to take advantage of improvements in the newer version.

4.5.2.1 Updating the JLinkARM.dll in the IAR Embedded Workbench (EWARM)


It's recommended to use the J-Link DLL updater to update the JLinkARM.dll in the IAR Embedded Workbench. The IAR Embedded Workbench IDE is a high-performance integrated development environment with an editor, compiler, linker, debugger. The compiler generates very efficient code and is widely used. It comes with the J-LinkARM.dll in the arm\bin subdirectory of the installation directory. To update this DLL, you should backup your original DLL and then replace it with the new one.

Typically, the DLL is located in C:\Program Files\IAR Systems\Embedded Workbench 4.0\arm\bin\.

After updating the DLL, it is recommended to verify that the new DLL is loaded as described in *Determining which DLL is used by a program* on page 75.


J-Link DLL updater

The J-Link DLL updater is a tool which comes with the J-Link software and allows the user to update the JLinkARM.dll in all installations of the IAR Embedded Workbench, in a simple way. The updater is automatically started after the installation of a J-Link software version and asks for updating old DLLs used by IAR. The J-Link DLL updater can also be started manually. Simply enable the checkbox left to the IAR installation which has been found. Click **Ok** in order to update the JLinkARM.dll used by the IAR installation.




4.5.3 Determining the version of JLinkARM.dll

To determine which version of the JLinkARM.dll you are facing, the DLL version can be viewed by right clicking the DLL in explorer and choosing `Properties` from the context menu. Click the `Version` tab to display information about the product version.



4.5.4 Determining which DLL is used by a program

To verify that the program you are working with is using the DLL you expect it to use, you can investigate which DLLs are loaded by your program with tools like Sysinternals' Process Explorer. It shows you details about the DLLs, used by your program, such as manufacturer and version.



Process Explorer is - at the time of writing - a free utility which can be downloaded from www.sysinternals.com.

Chapter 5

Working with J-Link and J-Trace

This chapter describes functionality and how to use J-Link and J-Trace.


5.1 Connecting the target system

5.1.1 Power-on sequence

In general, J-Link / J-Trace should be powered on before connecting it with the target device. That means you should first connect J-Link / J-Trace with the host system via USB and then connect J-Link / J-Trace with the target device via JTAG. Power-on the device after you connected J-Link / J-Trace to it.

5.1.2 Verifying target device connection

If the USB driver is working properly and your J-Link / J-Trace is connected with the host system, you may connect J-Link / J-Trace to your target hardware. Then start `JLink.exe` which should now display the normal J-Link / J-Trace related information and in addition to that it should report that it found a JTAG target and the target's core ID. The screenshot below shows the output of `JLink.exe`. As can be seen, it reports a J-Link with one JTAG device connected.



```
C:\Program Files\SEGGER\JLinkARM_V386\JLink.exe
SEGGER J-Link Commander V3.86 ('?' for help)
Compiled Jun 27 2008 19:42:43
DLL version V3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM U6 compiled Jun 27 2008 18:35:51
Hardware: U6.00
S/N : 
UTarget = 3.2740
JTAG speed: 5 kHz
Info: TotalIRLen = 4, IRPrint = 0x01
Found 1 JTAG device, Total IRLen = 4:
  Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F <ARM7>
J-Link>
```

5.1.3 Problems

If you experience problems with any of the steps described above, read the chapter *Support and FAQs* on page 191 for troubleshooting tips. If you still do not find appropriate help there and your J-Link / J-Trace is an original Segger product, you may contact Segger support via e-mail. Provide the necessary information about your target processor, board etc. and we will try to solve your problem. A checklist of the required information together with the contact information can be found in chapter *Support and FAQs* on page 191 as well.

5.2 Indicators

J-Link uses indicators (LEDs) to give the user some information about the current status of the connected J-Link. All J-Links feature the main indicator. Some newer J-Links such as the J-Link PRO come with additional input/output Indicators. In the following, the meaning of these indicators will be explained.

5.2.1 Main indicator

For J-Links up to V7, the main indicator is single color (Green). J-Link V8 comes with a bi-color indicator (Green & Red LED), which can show multiple colors: green, red and orange.

5.2.1.1 Single color indicator (J-Link V7 and earlier)

Indicator status	Meaning
GREEN, flashing at 10 Hz	Emulator enumerates.
GREEN, flickering	Emulator is in operation. Whenever the emulator is executing a command, the LED is switched off temporarily. Flickering speed depends on target interface speed. At low interface speeds, operations typically take longer and the "OFF" periods are typically longer than at fast speeds.
GREEN, constant	Emulator has enumerated and is in Idle mode.
GREEN, switched off for 10ms once per second	J-Link heart beat. Will be activated after the emulator has been in idle mode for at least 7 seconds.
GREEN, flashing at 1 Hz	Emulator has a fatal error. This should not normally happen.

Table 5.1: J-Link single color main indicator

5.2.1.2 Bi-color indicator (J-Link V8)

Indicator status	Meaning
GREEN, flashing at 10 Hz	Emulator enumerates.
GREEN, flickering	Emulator is in operation. Whenever the emulator is executing a command, the LED is switched off temporarily. Flickering speed depends on target interface speed. At low interface speeds, operations typically take longer and the "OFF" periods are typically longer than at fast speeds.
GREEN, constant	Emulator has enumerated and is in Idle mode.
GREEN, switched off for 10ms once per second	J-Link heart beat. Will be activated after the emulator has been in idle mode for at least 7 seconds.
ORANGE	Reset is active on target.
RED, flashing at 1 Hz	Emulator has a fatal error. This should not normally happen.

Table 5.2: J-Link single color LED main color indicator

5.2.2 Input indicator

Some newer J-Links such as the J-Link PRO come with additional input/output Indicators. The input indicator is used to give the user some information about the status of the target hardware.

5.2.2.1 Bi-color input indicator

Indicator status	Meaning
GREEN	Target voltage could be measured. Target is connected.
ORANGE	Target voltage could be measured. RESET is pulled low (active) on target side.
RED	RESET is pulled low (active) on target side. If no target is connected, reset will be also active on target side.

Table 5.3: J-Link bi-color input indicator

5.2.3 Output indicator

Some newer J-Links such as the J-Link PRO come with additional input/output Indicators. The output indicator is used to give the user some information about the emulator-to-target connection.

5.2.3.1 Bi-color output indicator

Indicator status	Meaning
OFF	Target power supply via Pin 19 is not active.
GREEN	Target power supply via Pin 19 is active.
ORANGE	Target power supply via Pin 19 is active. Emulator pulls RESET low (active).
RED	Emulator pulls RESET low (active).


Table 5.4: J-Link bi-color output indicator

5.3 JTAG interface

By default, only one ARM device is assumed to be in the JTAG scan chain. If you have multiple devices in the scan chain, you must properly configure it. To do so, you have to specify the exact position of the ARM device that should be addressed. Configuration of the scan is done by the target application. A target application can be a debugger such as the IAR C-SPY® debugger, ARM's AXD using RDI, a flash programming application such as SEGGER's J-Flash, or any other application using J-Link / J-Trace. It is the application's responsibility to supply a way to configure the scan chain. Most applications offer a dialog box for this purpose.

5.3.1 Multiple devices in the scan chain

J-Link / J-Trace can handle multiple devices in the scan chain. This applies to hardware where multiple chips are connected to the same JTAG connector. As can be seen in the following figure, the TCK and TMS lines of all JTAG device are connected, while the TDI and TDO lines form a bus.



Currently, up to 8 devices in the scan chain are supported. One or more of these devices can be ARM cores; the other devices can be of any other type but need to comply with the JTAG standard.

5.3.1.1 Configuration


The configuration of the scan chain depends on the application used. Read *JTAG interface* on page 82 for further instructions and configuration examples.

5.3.2 Sample configuration dialog boxes

As explained before, it is responsibility of the application to allow the user to configure the scan chain. This is typically done in a dialog box; some sample dialog boxes are shown below.


SEGGER J-Flash configuration dialog

This dialog box can be found at **Options|Project** settings.




SEGGER J-Link RDI configuration dialog box

This dialog can be found under **RDI|Configure** for example in IAR Embedded Workbench®. For detailed information check the IAR Embedded Workbench user guide.



IAR J-Link configuration dialog box

This dialog can be found under **Project|Options**.



5.3.3 Determining values for scan chain configuration

When do I need to configure the scan chain?

If only one device is connected to the scan chain, the default configuration can be used. In other cases, J-Link / J-Trace may succeed in automatically recognizing the devices on the scan chain, but whether this is possible depends on the devices present on the scan chain.

How do I configure the scan chain?

2 values need to be known:


- The position of the target device in the scan chain
- The total number of bits in the instruction registers of the devices before the target device (IR len).

The position can usually be seen in the schematic; the IR len can be found in the manual supplied by the manufacturers of the others devices.

ARM7/ARM9 have an IR len of four.

Sample configurations

The diagram below shows a scan chain configuration sample with 2 devices connected to the JTAG port.



Examples

The following table shows a few sample configurations with 1,2 and 3 devices in different configurations.

Device 0 Chip(IR len)	Device 1 Chip(IR len)	Device 2 Chip(IR len)	Position	IR len
ARM (4)	-	-	0	0
ARM (4)	Xilinx(8)	-	0	0
Xilinx(8)	ARM (4)	-	1	8
Xilinx(8)	Xilinx(8)	ARM (4)	2	16

Table 5.5: Example scan chain configurations

Device 0 Chip(IR len)	Device 1 Chip(IR len)	Device 2 Chip(IR len)	Position	IR len
ARM(4)	Xilinx(8)	ARM(4)	0	0
ARM(4)	Xilinx(8)	ARM(4)	2	12
Xilinx(8)	ARM(4)	Xilinx(8)	1	8

Table 5.5: Example scan chain configurations

The target device is marked in blue.

5.3.4 JTAG Speed

There are basically three types of speed settings:

- Fixed JTAG speed
- Automatic JTAG speed
- Adaptive clocking.

These are explained below.

5.3.4.1 Fixed JTAG speed

The target is clocked at a fixed clock speed. The maximum JTAG speed the target can handle depends on the target itself. In general ARM cores without JTAG synchronization logic (such as ARM7-TDMI) can handle JTAG speeds up to the CPU speed, ARM cores with JTAG synchronization logic (such as ARM7-TDMI-S, ARM946E-S, ARM966EJ-S) can handle JTAG speeds up to 1/6 of the CPU speed.

JTAG speeds of more than 10 MHz are not recommended.

5.3.4.2 Automatic JTAG speed

Selects the maximum JTAG speed handled by the TAP controller.

Note: On ARM cores without synchronization logic, this may not work reliably, because the CPU core may be clocked slower than the maximum JTAG speed.

5.3.4.3 Adaptive clocking

If the target provides the RTCK signal, select the adaptive clocking function to synchronize the clock to the processor clock outside the core. This ensures there are no synchronization problems over the JTAG interface.

If you use the adaptive clocking feature, transmission delays, gate delays, and synchronization requirements result in a lower maximum clock frequency than with non-adaptive clocking.

5.4 SWD interface

The J-Link support ARM's Serial Wire Debug (SWD). SWD replaces the 5-pin JTAG port with a clock (SWDCLK) and a single bi-directional data pin (SWDIO), providing all the normal JTAG debug and test functionality. SWDIO and SWCLK are overlaid on the TMS and TCK pins. In order to communicate with a SWD device, J-Link sends out data on SWDIO, synchronous to the SWCLK. With every rising edge of SWCLK, one bit of data is transmitted or received on the SWDIO.

5.4.1 SWD speed

Currently only fixed SWD speed is supported by J-Link. The target is clocked at a fixed clock speed. The SWD speed which is used for target communication should not exceed **target CPU speed * 10**. The maximum SWD speed which is supported by J-Link depends on the hardware version and model of J-Link. For more information about the maximum SWD speed for each J-Link / J-Trace model, please refer to *J-Link / J-Trace models* on page 19.

5.4.2 SWO

Serial Wire Output (SWO) support means support for a single pin output signal from the core. The Instrumentation Trace Macrocell (ITM) and Serial Wire Output (SWO) can be used to form a Serial Wire Viewer (SWV). The Serial Wire Viewer provides a low cost method of obtaining information from inside the MCU.

Usually it should not be necessary to configure the SWO speed because this is usually done by the debugger.

5.4.2.1 Max. SWO speeds

The supported SWO speeds depend on the connected emulator. They can be retrieved from the emulator. Currently, the following are supported:

Emulator	Speed formula	Resulting max. speed
J-Link V6	6MHz/n, n >= 12	500kHz
J-Link V7/V8	6MHz/n, n >= 1	6MHz
J-Link Pro	6MHz/n, n >= 1	6MHz

Table 5.6: J-Link supported SWO input speeds

5.4.2.2 Configuring SWO speeds

The max. SWO speed in practice is the max. speed which both, target and J-Link can handle. J-Link can handle the frequencies described in *SWO* on page 87 whereas the max. deviation between the target and the J-Link speed is about 3%.

The computation of possible SWO speeds is typically done in the debugger. The SWO output speed of the CPU is determined by TRACECLKIN, which is normally the same as the CPU clock.

Example1

Target CPU running at 72 MHz. n is between 1 and 8192.

Possible SWO output speeds are:

72MHz, 36MHz, 24MHz, ...

J-Link V7: Supported SWO input speeds are: 6MHz / n, n >= 1:

6MHz, 3MHz, 2MHz, 1.5MHz, ...

Permitted combinations are:

SWO output	SWO input	Deviation percent
6MHz, n = 12	6MHz, n = 1	0
3MHz, n = 24	3MHz, n = 2	0
...	...	<= 3
2MHz, n = 36	2MHz, n = 3	0
...

Table 5.7: Permitted SWO speed combinations

Example 2

Target CPU running at 10 MHz.

Possible SWO output speeds are:

10MHz, 5MHz, 3.33MHz, ...

J-Link V7: Supported SWO input speeds are: 6MHz / n, n >= 1:

6MHz, 3MHz, 2MHz, 1.5MHz, ...

Permitted combinations are:

SWO output	SWO input	Deviation percent
2MHz, n = 5	2MHz, n = 3	0
1MHz, n = 10	1MHz, n = 6	0
769kHz, n = 13	750kHz, n = 8	2.53
...

Table 5.8: Permitted SWO speed combinations


5.5 Multi-core debugging

J-Link / J-Trace is able to debug multiple cores on one target system connected to the same scan chain. Configuring and using this feature is described in this section.

5.5.1 How multi-core debugging works

Multi-core debugging requires multiple debuggers or multiple instances of the same debugger. Two or more debuggers can use the same J-Link / J-Trace simultaneously. Configuring a debugger to work with a core in a multi-core environment does not require special settings. All that is required is proper setup of the scan chain for each debugger. This enables J-Link / J-Trace to debug more than one core on a target at the same time.


The following figure shows a host, debugging two ARM cores with two instances of the same debugger.



Both debuggers share the same physical connection. The core to debug is selected through the JTAG-settings as described below.


5.5.2 Using multi-core debugging in detail

1. Connect your target to J-Link / J-Trace.
2. Start your debugger, for example IAR Embedded Workbench for ARM.
3. Choose `Project|Options` and configure your scan chain. The picture below shows the configuration for the first ARM core on your target.



4. Start debugging the first core.
5. Start another debugger, for example another instance of IAR Embedded Workbench for ARM.

6. Choose `Project|Options` and configure your second scan chain. The following dialog box shows the configuration for the second ARM core on your target.



7. Start debugging your second core.

Example:

Core #1	Core #2	Core #3	TAP number debugger #1	TAP number debugger #2
ARM7TDMI	ARM7TDMI-S	ARM7TDMI	0	1
ARM7TDMI	ARM7TDMI	ARM7TDMI	0	2
ARM7TDMI-S	ARM7TDMI-S	ARM7TDMI-S	1	2

Table 5.9: Multicore debugging

Cores to debug are marked in blue.

5.5.3 Things you should be aware of

Multi-core debugging is more difficult than single-core debugging. You should be aware of the pitfalls related to JTAG speed and resetting the target.

5.5.3.1 JTAG speed

Each core has its own maximum JTAG speed. The maximum JTAG speed of all cores in the same chain is the minimum of the maximum JTAG speeds.

For example:

Core #1: 2MHz maximum JTAG speed

Core #2: 4MHz maximum JTAG speed

Scan chain: 2MHz maximum JTAG speed

5.5.3.2 Resetting the target

All cores share the same RESET line. You should be aware that resetting one core through the RESET line means resetting all cores which have their RESET pins connected to the RESET line on the target.

5.6 Connecting multiple J-Links / J-Traces to your PC

You can connect up to 4 J-Links / J-Traces to your PC. In this case, all J-Links / J-Traces must have different USB-addresses. The default USB-address is 0.

In order to do this, 3 J-Links / J-Traces must be configured as described below. Every J-Link / J-Trace need its own J-Link USB driver which can be downloaded from www.segger.com.

This feature is supported by J-Link Rev. 5.0 and up and by J-Trace.


5.6.1 How does it work?

USB devices are identified by the OS by their product id, vendor id and serial number. The serial number reported by J-Links / J-Traces is always the same. The product id depends on the configured USB-address.

- The vendor id (VID) representing SEGGER is always 1366
- The product id (PID) for J-Link / J-Trace #1 is 101
- The product id (PID) for J-Link / J-Trace #2 is 102 and so on.

A different PID means that J-Link / J-Trace is identified as a different device, requiring a new driver. The driver for a new J-Link device will be installed automatically.

The sketch below shows a host, running two application programs. Each application communicates with one ARM core via a separate J-Link.




5.6.2 Configuring multiple J-Links / J-Traces

8. Start JLink.exe to view your hardware version. Your J-Link needs to be V5.0 or up to continue. For J-Trace the Version does not matter.
9. Type `usbaddr = 1` to set the J-Link / J-Trace #1.


```

JLink.exe
SEGGER J-Link Commander V2.74.01. '?' for help.
Compiled 10:17:23 on Nov 25 2005.
DLL version V2.74b, compiled Nov 25 2005 10:17:13
Firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5
Hardware: V5.00
S/N : 
Utarget = 0.0000
Speed set to 30 kHz
J-Link>usbaddr = 1
USB address successfully changed to '1'.
Please unplug the device, then plug it back in.
J-Link>
  
```

10. Unplug J-Link / J-Trace and then plug it back in.
11. The system will recognize and automatically install a new J-Link / J-Trace.




12. you can verify the driver installation by consulting the Windows device manager. If the driver is installed and your J-Link / J-Trace is connected to your computer, the device manager should list the J-Link USB drivers as a node below "Universal Serial Bus controllers" as shown in the following screenshot:



5.6.3 Connecting to a J-Link / J-Trace with non default USB-Address

Restart JLink.exe and type `usb 1` to connect to J-Link / J-Trace #1.



```
JLink.exe
SEGGER J-Link Commander V2.74.01. '?' for help.
Compiled 10:17:23 on Nov 25 2005.
Can not connect to J-Link via USB.
J-Link>usb 1
Connecting to J-Link via USB (Port: 1)
DLL version V2.74b, compiled Nov 25 2005 10:17:13
Firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5
Hardware: V5.00
S/N : 
VTarget = 0.0000
Speed set to 30 kHz
J-Link>
```


You may connect other J-Links / J-Traces to your PC and connect to them as well. To connect to an unconfigured J-Link / J-Trace (with default address "0"), restart JLink.exe or type `usb 0`.

5.7 J-Link control panel

Since software version V3.86 J-Link the J-Link control panel window allows the user to monitor the J-Link status and the target status information in real-time. It also allows the user to configure the use of some J-Link features such as J-Link ARM FlashDL, FlashBP and ARM instruction set simulation. The J-Link control panel window can be accessed via the J-Link tray icon in the tray icon list. This icon is available when the debug session is started.



To open the status window, simply click on the tray icon.



5.7.1 Tabs

The J-Link status window supports different features which are grouped in tabs. The organization of each tab and the functionality which is behind these groups will be explained in this section

5.7.1.1 General

In the **General** section, general information about J-Link and the target hardware are shown. Moreover the following general settings can be configured:

- **Show tray icon:** If this checkbox is disabled the tray icon will not show from the next time the DLL is loaded.
- **Start minimized:** If this checkbox is disabled the J-Link status window will show up automatically each time the DLL is loaded.
- **Always on top:** if this checkbox is enabled the J-Link status window is always visible even if other windows will be opened.

The general information about target hardware and J-Link which are shown in this section, are:


- **Process:** Shows the path of the file which loaded the DLL.
- **J-Link:** Shows OEM of the connected J-Link, the hardware version and the Serial number. If no J-Link is connected it shows "not connected" and the color indicator is red.
- **Target interface:** Shows the selected target interface (JTAG/SWD) and the current JTAG speed. The target current is also shown. (Only visible if J-Link is connected)
- **Endian:** Shows the target endianness (Only visible if J-Link is connected)
- **Device:** Shows the selected device for the current debug session.
- **License:** Opens the J-Link license manager.
- **About:** Opens the about dialog.

5.7.1.2 Settings

In the **Settings** section project- and debug-specific settings can be set. It allows the configuration of the use of `FlashBP`, `J-Link ARM FlashDL` and some other target specific settings which will be explained in this topic. Settings are saved in the configuration file. This configuration file needs to be set by the debugger. If the debugger does not set it, settings can not be saved. All settings can only be changed by the user himself. All settings which are modified during the debug session have to be saved by pressing **Save settings**, otherwise they are lost when the debug session is closed.

Section: Flash download


In this section, settings for the use of the `J-Link ARM FlashDL` feature and related settings can be configured. When a license for `J-Link ARM FlashDL` is found, the color indicator is green and "License found" appears right to the `J-Link ARM FlashDL` usage settings.



- **Auto:** This is the default setting of `J-Link ARM FlashDL` usage. If a license is found `J-Link ARM FlashDL` is enabled. Otherwise `J-Link ARM FlashDL` will be disabled internally.
- **On:** Enables the `J-Link ARM FlashDL` feature. If no license has been found an error message appears.
- **Off:** Disables the `J-Link ARM FlashDL` feature.
- **Skip download on CRC match:** `J-Link` checks the CRC of the flash content to determine if the current application has already been downloaded to the flash. If a CRC match occurs, the flash download is not necessary and skipped. (Only available if `J-Link ARM FlashDL` usage is configured as **Auto** or **On**)
- **Verify download:** If this checkbox is enabled `J-Link` verifies the flash content after the download. (Only available if `J-Link ARM FlashDL` usage is configured as **Auto** or **On**)

Section: Flash breakpoints:


In this section, settings for the use of the `FlashBP` feature and related settings can be configured. When a license for `FlashBP` is found, the color indicator is green and "License found" appears right to the `FlashBP` usage settings.



- **Auto:** This is the default setting of `FlashBP` usage. If a license has been found the `FlashBP` feature will be enabled. Otherwise `FlashBP` will be disabled internally.
- **On:** Enables the `FlashBP` feature. If no license has been found an error message appears.
- **Off:** Disables the `FlashBP` feature.
- **Show window during program:** When this checkbox is enabled the "Programming flash" window is shown when flash is re-programmed in order to set/clear flash breakpoints.

FlashDL and FlashBP independent settings


These settings do not belong to the J-Link ARM FlashDL or FlashBP settings section. They can be configured without any license needed.



- **Log file:** Shows the path where the J-Link log file is placed. It is possible to override the selection manually by enabling the Override checkbox. If the Override checkbox is enabled a button appears which let the user choose the new location of the log file.
- **Settings file:** Shows the path where the configuration file is placed. This configuration file contains all the settings which can be configured in the **Settings** tab.
- **Override device selection:** If this checkbox is enabled, a dropdown list appears, which allows the user to set a device manually. This especially makes sense when J-Link can not identify the device name given by the debugger or if a particular device is not yet known to the debugger, but to the J-Link software.
- **Allow caching of flash contents:** If this checkbox is enabled, the flash contents are cached by J-Link to avoid reading data twice. This speeds up the transfer between debugger and target.
- **Allow instruction set simulation:** If this checkbox is enabled, ARM instructions will be simulated as far as possible. This speeds up single stepping, especially when FlashBPs are used.
- **Save settings:** When this button is pushed, the current settings in the **Settings** tab will be saved in a configuration file. This file is created by J-Link and will be created for each project and each project configuration (e.g. Debug_RAM, Debug_Flash). If no settings file is given, this button is not visible.
- **Modify breakpoints during execution:** This dropdown box allows the user to change the behavior of the DLL when setting breakpoints if the CPU is running. The following options are available:
 - Allow:** Allows settings breakpoints while the CPU is running. If the CPU needs to be halted in order to set the breakpoint, the DLL halts the CPU, sets the breakpoints and restarts the CPU.
 - Allow if CPU does not need to be halted:** Allows setting breakpoints while the CPU is running, if it does not need to be halted in order to set the breakpoint. If the CPU has to be halted the breakpoint is not set.
 - Ask user if CPU needs to be halted:** If the user tries to set a breakpoint while the CPU is running and the CPU needs to be halted in order to set the breakpoint, the user is asked if the breakpoint should be set. If the breakpoint can be set without halting the CPU, the breakpoint is set without explicitly confirmation by the user.
 - Do not allow:** It is not allowed to set breakpoints while the CPU is running.

5.7.1.3 Break/Watch

In the Break/Watch section all breakpoints and watchpoints which are in the DLL internal breakpoint and watchpoint list are shown.



Section: Code

Lists all breakpoints which are in the DLL internal breakpoint list are shown.

- **Handle:** Shows the handle of the breakpoint.
- **Address:** Shows the address where the breakpoint is set.
- **Mode:** Describes the breakpoint type (ARM/THUMB)
- **Permission:** Describes the breakpoint implementation flags.
- **Implementation:** Describes the breakpoint implementation type. The breakpoint types are: RAM, Flash, Hard. An additional TBC (to be cleared) or TBS (to be set) gives information about if the breakpoint is (still) written to the target or if it's just in the breakpoint list to be written/cleared.

Note: It is possible for the debugger to bypass the breakpoint functionality of the J-Link software by writing to the debug registers directly. This means for ARM7/ARM9 cores write accesses to the ICE registers, for Cortex-M3 devices write accesses to the memory mapped flash breakpoint registers and in general simple write accesses for software breakpoints (if the program is located in RAM). In these cases, the J-Link software can not determine the breakpoints set and the list is empty.

Section: Data


In this section, all data breakpoints which are listed in the DLL internal breakpoint list are shown.

- **Handle:** Shows the handle of the data breakpoint.
- **Address:** Shows the address where the data breakpoint is set.
- **AddrMask:** Specifies which bits of **Address** are disregarded during the comparison for a data breakpoint match. (A 1 in the mask means: disregard this bit)
- **Data:** Shows on which data to be monitored at the address where the data breakpoint is set.
- **Data Mask:** Specifies which bits of **Data** are disregarded during the comparison for a data breakpoint match. (A 1 in the mask means: disregard this bit)
- **Ctrl:** Specifies the access type of the data breakpoint (read/write).
- **CtrlMask:** Specifies which bits of Ctrl are disregarded during the comparison for a data breakpoint match.

5.7.1.4 Log


In this section the log output of the DLL is shown. The user can determine which function calls should be shown in the log window.

Available function calls to log: Register read/write, Memory read/write, set/clear breakpoint, step, go, halt, is halted.




5.7.1.5 CPU Regs

In this section the name and the value of the CPU registers are shown.




5.7.1.6 Target Power

In this section currently just the power consumption of the target hardware is shown.



5.7.1.7 SWV

In this section SWV information are shown.



- **Status:** Shows the encoding and the baudrate of the SWV data received by the target (Manchester/UART, currently J-Link only supports UART encoding).
- **Bytes in buffer:** Shows how many bytes are in the DLL SWV data buffer.
- **Bytes transferred:** Shows how many bytes have been transferred via SWV, since the debug session has been started.
- **Refresh counter:** Shows how often the SWV information in this section has been updated since the debug session has been started.
- **Host buffer:** Shows the reserved buffer size for SWV data, on the host side.
- **Emulator buffer:** Shows the reserved buffer size for SWV data, on the emulator side.

5.8 Reset strategies

J-Link / J-Trace supports different reset strategies. This is necessary because there is no single way of resetting and halting an ARM core before it starts to execute instructions. For example reset strategies which use the reset pin can not succeed on targets where the reset pin of the CPU is not connected to the reset pin of the JTAG connector. Reset strategy 0 is always the recommended one because it has been adapted to work on every target even if the reset pin (Pin 15) is not connected.

What is the problem if the core executes some instructions after RESET?

The instructions executed can cause various problems. Some cores can be completely "confused", which means they can not be switched into debug mode (CPU can not be halted). In other cases, the CPU may already have initialized some hardware components, causing unexpected interrupts or worse, the hardware may have been initialized with illegal values. In some of these cases, such as illegal PLL settings, the CPU may be operated beyond specification, possibly locking the CPU.

5.8.1 Strategies for ARM 7/9 devices

5.8.1.1 Type 0: Hardware, halt after reset (normal)

The hardware reset pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted. The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted.

Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release. If a pause has been specified, J-Link waits for the specified time before trying to halt the CPU. This can be useful if a bootloader which resides in flash or ROM needs to be started after reset.

This reset strategy is typically used if nRESET and nTRST are coupled. If nRESET and nTRST are coupled, either on the board or the CPU itself, reset clears the breakpoint, which means that the CPU can not be stopped after reset with the BP@0 reset strategy.

5.8.1.2 Type 1: Hardware, halt with BP@0

The hardware reset pin is used to reset the CPU. Before doing so, the ICE breaker is programmed to halt program execution at address 0; effectively, a breakpoint is set at address 0. If this strategy works, the CPU is actually halted before executing a single instruction.

This reset strategy does not work on all systems for two reasons:

- If nRESET and nTRST are coupled, either on the board or the CPU itself, reset clears the breakpoint, which means the CPU is not stopped after reset.
- Some MCUs contain a bootloader program (sometimes called kernel), which needs to be executed to enable JTAG access.

5.8.1.3 Type 2: Software, for Analog Devices ADuC7xxx MCUs

This reset strategy is a software strategy. The CPU is halted and performs a sequence which causes a peripheral reset. The following sequence is executed:

- The CPU is halted
- A software reset sequence is downloaded to RAM
- A breakpoint at address 0 is set
- The software reset sequence is executed.

This sequence performs a reset of CPU and peripherals and halts the CPU before executing instructions of the user program. It is the recommended reset sequence for Analog Devices ADuC7xxx MCUs and works with these chips only.

5.8.1.4 Type 3: No reset

No reset is performed. Nothing happens.

5.8.1.5 Type 4: Hardware, halt with WP

The hardware RESET pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU using a watchpoint. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted.

The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted. Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release

5.8.1.6 Type 5: Hardware, halt with DBGRQ

The hardware RESET pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU using the DBGRQ. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted.

The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted. Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release.

5.8.1.7 Type 6: Software

This reset strategy is only a software reset. "Software reset" means basically no reset, just changing the CPU registers such as PC and CPSR. This reset strategy sets the CPU registers to their after-Reset values:

- PC = 0
- CPSR = 0xD3 (Supervisor mode, ARM, IRQ / FIQ disabled)
- All SPSR registers = 0x10
- All other registers (which are unpredictable after reset) are set to 0.
- The hardware RESET pin is not affected.

5.8.1.8 Type 7: Reserved

Reserved reset type.

5.8.1.9 Type 8: Software, for ATMEL AT91SAM7 MCUs

The reset pin of the device is disabled by default. This means that the reset strategies which rely on the reset pin (low pulse on reset) do not work by default. For this reason a special reset strategy has been made available.

It is recommended to use this reset strategy. This special reset strategy resets the peripherals by writing to the RSTC_CR register. Resetting the peripherals puts all peripherals in the defined reset state. This includes memory mapping register, which means that after reset flash is mapped to address 0. It is also possible to achieve the same effect by writing 0x4 to the RSTC_CR register located at address 0xfffffd00.

5.8.1.10 Type 9: Hardware, for NXP LPC MCUs

After reset a bootloader is mapped at address 0 on ARM 7 LPC devices. This reset strategy performs a reset via reset strategy Type 1 in order to reset the CPU. It also ensures that flash is mapped to address 0 by writing the MEMMAP register of the LPC. This reset strategy is the recommended one for all ARM 7 LPC devices.

5.8.2 Strategies for Cortex-M devices

J-Link supports different specific reset strategies for the Cortex-M cores. All of the following reset strategies are available in JTAG and in SWD mode. All of them halt the CPU after the reset.

5.8.2.1 Type 0: Normal

This is the default strategy. It works well for most Cortex-M devices. J-Link tries to reset both, core and peripherals by setting the SYSRESETREQ & VECTRESET bits in the AIRCR. The VC_CORERESET bit is used to halt the CPU before it executes a single instruction.

On devices that are known to have a bootloader, this bootloader is started after the core & peripherals have been reset and stopped before trying to start the application program, thus ensuring that the bootloader (which may perform important initialisations) has a chance to do so.

This type of RESET can fail:

One reason is that the CPU is in power down state. In this case, the reset pin is used to reset the device. If this fails as well, then Connect-under-Reset is executed.

Other reasons why the initial reset may not work are typically shortcomings in the silicon (sometimes only in Beta silicon). Some of these reasons are:

- Watchdog continues to run when CPU is halted
- SYSRESETREQ also reset debug unit

5.8.2.2 Type 1: Core

Only the core is reset via the VECTRESET bit. The peripherals are not affected. After setting the VECTRESET bit, J-Link waits for the S_RESET_ST bit in the Debug Halting Control and Status Register (DHCSR) to first become high and then low afterwards. The CPU does not start execution of the program because J-Link sets the VC_CORERESET bit before reset, which causes the CPU to halt before execution of the first instruction.

5.8.2.3 Type 2: ResetPin

J-Link pulls its RESET pin low to reset the core and the peripherals. This normally causes the CPU RESET pin of the target device to go low as well, resulting in a reset of both CPU and peripherals. This reset strategy will fail if the RESET pin of the target device is not pulled low. The CPU does not start execution of the program because J-Link sets the VC_CORERESET bit before reset, which causes the CPU to halt before execution of the first instruction.

5.8.2.4 Type 3: Connect under Reset

J-Link connects to the target while keeping Reset active (reset is pulled low and remains low while connecting to the target). This is the recommended reset strategy for STM32 devices. This reset strategy has been designed for the case that communication with the core is not possible in normal mode so the VC_CORERESET bit can not be set in order to guarantee that the core is halted immediately after reset.

5.8.2.5 Type 4: Reset core & peripherals, halt after bootloader

Same as type 0, but bootloader is always executed. This reset strategy has been designed for MCUs/CPU's which have a bootloader located in ROM which needs to run at first, after reset (since it might initialize some target settings to their reset state). When using this reset strategy, J-Link will let the bootloader run after reset and halts the target immediately after the bootloader and before the target application is started. This is the recommended reset strategy for LPC11xx and LPC13xx devices where a bootloader should execute after reset to put the chip into the "real" reset state.

5.8.2.6 Type 5: Reset core & peripherals, halt before bootloader

Same as Type 0, but bootloader is never executed. Not normally used, except in situations where the bootloader needs to be debugged.

5.9 Using DCC for memory access

The ARM7/9 architecture requires cooperation of the CPU to access memory when the CPU is running (not in debug mode). This means that memory can not normally be accessed while the CPU is executing the application program. The normal way to read or write memory is to halt the CPU (put it into debug mode) before accessing memory. Even if the CPU is restarted after the memory access, the real time behavior is significantly affected; halting and restarting the CPU costs typically multiple milliseconds. For this reason, most debuggers do not even allow memory access if the CPU is running.

Fortunately, there is one other option: DCC (Direct communication channel) can be used to communicate with the CPU while it is executing the application program. All that is required is that the application program calls a DCC handler from time to time. This DCC handler typically requires less than 1 μ s per call.

The DCC handler, as well as the optional DCC abort handler, is part of the J-Link software package and can be found in the "Samples\DCC\IAR" directory of the package.

5.9.1 What is required?

- An application program on the host (typ. debugger) that uses DCC
- A target application program that regularly calls the DCC handler
- The supplied abort handler should be installed (optional)

An application program that uses DCC is `JLink.exe`.

5.9.2 Target DCC handler

The target DCC handler is a simple C-file taking care of the communication. The function `DCC_Process()` needs to be called regularly from the application program or from an interrupt handler. If a RTOS is used, a good place to call the DCC handler is from the timer tick interrupt. In general, the more often the DCC handler is called, the faster memory can be accessed. On most devices, it is also possible to let the DCC generate an interrupt which can be used to call the DCC handler.

5.9.3 Target DCC abort handler

An optional DCC abort handler (a simple assembly file) can be included in the application. The DCC abort handler allows data aborts caused by memory reads/writes via DCC to be handled gracefully. If the data abort has been caused by the DCC communication, it returns to the instruction right after the one causing the abort, allowing the application program to continue to run. In addition to that, it allows the host to detect if a data abort occurred.

In order to use the DCC abort handler, 3 things need to be done:

- Place a branch to `DCC_Abort` at address `0x10` ("vector" used for data aborts)
- Initialize the Abort-mode stack pointer to an area of at least 8 bytes of stack memory required by the handler
- Add the DCC abort handler assembly file to the application

5.10 Command strings

The behavior of the J-Link can be customized via command strings passed to the `JLinkARM.dll` which controls J-Link. Applications such as the J-Link Commander, but also the C-SPY debugger which is part of the IAR Embedded Workbench, allow passing one or more command strings. Command line strings can be used for passing commands to J-Link (such as switching on target power supply), as well as customize the behavior (by defining memory regions and other things) of J-Link. The use of command strings enables options which can not be set with the configuration dialog box provided by C-SPY.

5.10.1 List of available commands

The table below lists and describes the available command strings.

Command	Description
<code>device</code>	Selects the target device.
<code>DisableFlashBPs</code>	Disables the <code>FlashPB</code> feature.
<code>DisableFlashDL</code>	Disables the J-Link ARM <code>FlashDL</code> feature.
<code>EnableFlashBPs</code>	Enables the <code>FlashPB</code> feature.
<code>EnableFlashDL</code>	Enables the J-Link ARM <code>FlashDL</code> feature.
<code>map exclude</code>	Ignore all memory accesses to specified area.
<code>map indirectread</code>	Specifies an area which should be read indirect.
<code>map ram</code>	Specifies location of target RAM.
<code>map reset</code>	Restores the default mapping, which means all memory accesses are permitted.
<code>SetAllowSimulation</code>	Enable/Disable instruction set simulation.
<code>SetCheckModeAfterRead</code>	Enable/Disable CPSR check after read operations.
<code>SetResetPulseLen</code>	Defines the length of the RESET pulse in milliseconds.
<code>SetResetType</code>	Selects the reset strategy
<code>SetRestartOnClose</code>	Specifies restart behavior on close.
<code>SetDbgPowerDownOnClose</code>	Used to power-down the debug unit of the target CPU when the debug session is closed.
<code>SetSysPowerDownOnIdle</code>	Used to power-down the target CPU, when there are no transmissions between J-Link and target CPU, for a specified timeframe.
<code>SupplyPower</code>	Activates/Deactivates power supply over pin 19 of the JTAG connector.
<code>SupplyPowerDefault</code>	Activates/Deactivates power supply over pin 19 of the JTAG connector permanently.

Table 5.10: Available command line options

5.10.1.1 device

This command selects the target device.

Syntax

```
device = <DeviceID>
```

`DeviceID` has to be a valid device identifier. For a list of all available device identifiers please refer to chapter *Supported devices* on page 121.

Example

```
device = AT91SAM7S256
```

5.10.1.2 DisableFlashBPs

Syntax

```
DisableFlashBPs
```

This command disables the FlashBP feature.

5.10.1.3 DisableFlashDL

Syntax

```
DisableFlashDL
```

This command disables the J-Link ARM FlashDL feature.

5.10.1.4 EnableFlashBPs

Syntax

```
EnableFlashBPs
```

This command enables the FlashBP feature.

5.10.1.5 EnableFlashDL

Syntax

```
EnableFlashDL
```

This command enables the J-Link ARM FlashDL feature.

5.10.1.6 map exclude

This command excludes a specified memory region from all memory accesses. All subsequent memory accesses to this memory region are ignored.

Memory mapping

Some devices do not allow access of the entire 4GB memory area. Ideally, the entire memory can be accessed; if a memory access fails, the CPU reports this by switching to abort mode. The CPU memory interface allows halting the CPU via a WAIT signal. On some devices, the WAIT signal stays active when accessing certain unused memory areas. This halts the CPU indefinitely (until RESET) and will therefore end the debug session. This is exactly what happens when accessing critical memory areas. Critical memory areas should not be present in a device; they are typically a hardware design problem. Nevertheless, critical memory areas exist on some devices.

To avoid stalling the debug session, a critical memory area can be excluded from access: J-Link will not try to read or write to critical memory areas and instead ignore the access silently. Some debuggers (such as IAR C-SPY) can try to access

memory in such areas by dereferencing non-initialized pointers even if the debugged program (the debuggee) is working perfectly. In situations like this, defining critical memory areas is a good solution.

Syntax

```
map exclude <SAddr>--<EAddr>
```

Example

This is an example for the `map exclude` command in combination with an NXP LPC2148 MCU.

Memory map

0x00000000-0x0007FFFF	On-chip flash memory
0x00080000-0x3FFFFFFF	Reserved
0x40000000-0x40007FFF	On-chip SRAM
0x40008000-0x7FCFFFFF	Reserved
0x7FD00000-0x7FD01FFF	On-chip USB DMA RAM
0x7FD02000-0x7FD02000	Reserved
0x7FFFD000-0x7FFFFFFF	Boot block (remapped from on-chip flash memory)
0x80000000-0xDFFFFFFF	Reserved
0xE0000000-0xEFFFFFFF	VPB peripherals
0xF0000000-0xFFFFFFFF	AHB peripherals

The "problematic" memory areas are:

0x00080000-0x3FFFFFFF	Reserved
0x40008000-0x7FCFFFFF	Reserved
0x7FD02000-0x7FD02000	Reserved
0x80000000-0xDFFFFFFF	Reserved

To exclude these areas from being accessed through J-Link the `map exclude` command should be used as follows:

```
map exclude 0x00080000-0x3FFFFFFF
map exclude 0x40008000-0x7FCFFFFF
map exclude 0x7FD02000-0x7FD02000
map exclude 0x80000000-0xDFFFFFFF
```

5.10.1.7 map indirectread

This command can be used to read a memory area indirectly. Indirectly reading means that a small code snippet is downloaded into RAM of the target device, which reads and transfers the data of the specified memory area to the host. Before `map indirectread` can be called a RAM area for the indirectly read code snippet has to be defined. Use therefor the `map ram` command and define a RAM area with a size of ≥ 256 byte.

Typical applications

Refer to chapter *Fast GPIO bug* on page 143 for an example.

Syntax

```
map indirectread <StartAddressOfArea>--<EndAddress>
```

Example

```
map indirectread 0x3fffc000-0x3fffcfff
```

5.10.1.8 map ram

This command should be used to define an area in RAM of the target device. The area must be 256-byte aligned. The data which was located in the defined area will not be corrupted. Data which resides in the defined RAM area is saved and will be restored if necessary. This command has to be executed before `map indirectread` will be called.

Typical applications

Refer to chapter *Fast GPIO bug* on page 143 for an example.

Syntax

```
map ram <StartAddressOfArea>--<EndAddressOfArea>
```

Example

```
map ram 0x40000000-0x40003fff;
```

5.10.1.9 map reset

This command restores the default memory mapping, which means all memory accesses are permitted.

Typical applications

Used with other "map" commands to return to the default values. The map reset command should be called before any other "map" command is called.

Syntax

```
map reset
```

Example

```
map reset
```

5.10.1.10 SetAllowSimulation

This command can be used to enable or disable the instruction set simulation. By default the instruction set simulation is enabled.

Syntax

```
SetAllowSimulation = 0 | 1
```

Example

```
SetAllowSimulation 1 // Enables instruction set simulation
```

5.10.1.11 SetCheckModeAfterRead

This command is used to enable or disable the verification of the CPSR (current processor status register) after each read operation. By default this check is enabled. However this can cause problems with some CPUs (e.g. if invalid CPSR values are returned). Please note that if this check is turned off (`SetCheckModeAfterRead = 0`), the success of read operations cannot be verified anymore and possible data aborts are not recognized.

Typical applications

This verification of the CPSR can cause problems with some CPUs (e.g. if invalid CPSR values are returned). Note that if this check is turned off (`SetCheckModeAfterRead = 0`), the success of read operations cannot be verified anymore and possible data aborts are not recognized.

Syntax

```
SetCheckModeAfterRead = 0 | 1
```

Example

```
SetCheckModeAfterRead = 0
```

5.10.1.12 SetResetPulseLen

This command defines the length of the RESET pulse in milliseconds. The default for the RESET pulse length is 20 milliseconds.

Syntax

```
SetResetPulseLen = <value>
```

Example

```
SetResetPulseLen = 50
```

5.10.1.13 SetResetType

This command changes the reset strategy.

Typical applications

Refer to chapter *Reset strategies* on page 102 for additional informations about the different reset strategies.

Value	Description
0	Hardware, halt after reset (normal).
1	Hardware, halt with BP@0.
2	Software, for Analog Devices ADuC7xxx MCUs.

Table 5.11: List of possible value for command SetResetType

Syntax

```
SetResetType = <value>
```

Example

```
SetResetType = 0
```

5.10.1.14 SetRestartOnClose

This command specifies whether the J-Link restarts target execution on close. The default is to restart target execution. This can be disabled by using this command.

Syntax

```
SetRestartOnClose = 0 | 1
```

Example

```
SetRestartOnClose = 1
```

5.10.1.15 SetDbgPowerDownOnClose

When using this command, the debug unit of the target CPU is powered-down when the debug session is closed.

Note: This command works only for Cortex-M3 devices

Typical applications

This feature is useful to reduce the power consumption of the CPU when no debug session is active.

Syntax

```
SetDbgPowerDownOnClose = <value>
```

Example

```
SetDbgPowerDownOnClose = 1 // Enables debug power-down on close.
SetDbgPowerDownOnClose = 0 // Disables debug power-down on close.
```

5.10.1.16 SetSysPowerDownOnIdle

When using this command, the target CPU is powered-down when no transmission between J-Link and the target CPU was performed for a specific time. When the next command is given, the CPU is powered-up.

Note: This command works only for Cortex-M3 devices.

Typical applications

This feature is useful to reduce the power consumption of the CPU.

Syntax

```
SetSysPowerDownOnIdle = <value>
```

Note: A 0 for <value> disables the power-down on idle functionality.

Example

```
SetSysPowerDownOnIdle = 10; // The target CPU is powered-down when there is no
                             // transmission between J-Link and target CPU for at least
10ms
```

5.10.1.17 SupplyPower

This command activates power supply over pin 19 of the JTAG connector. The KS (Kickstart) versions of J-Link have the V5 supply over pin 19 activated by default.

Typical applications

This feature is useful for some eval boards that can be powered over the JTAG connector.

Syntax

```
SupplyPower = 0 | 1
```

Example

```
SupplyPower = 1
```

5.10.1.18 SupplyPowerDefault

This command activates power supply over pin 19 of the JTAG connector permanently. The KS (Kickstart) versions of J-Link have the V5 supply over pin 19 activated by default.

Typical applications

This feature is useful for some eval boards that can be powered over the JTAG connector.

Syntax

```
SupplyPowerDefault = 0 | 1
```



Example

```
SupplyPowerDefault = 1
```

5.10.2 Using command strings

5.10.2.1 J-Link Commander

The J-Link command strings can be tested with the J-Link Commander. Use the command `exec` supplemented by one of the command strings.




```
J-Link ARM V3.58c
SEGGER J-Link Commander U3.58c ('?' for help)
Compiled Jan 12 2007 12:54:38
DLL version U3.58c, compiled Jan 12 2007 12:54:35
Firmware: J-Link compiled Feb 09 2007 19:59:46 ARM Rev.5
Hardware: U5.30
S/N : 
UTarget = 3.313U
JTAG speed: 30 kHz
Found 1 JTAG device, Total IRLen = 4:
  Id of device #0: 0x4F1F0F0F
Found ARM with core Id 0x4F1F0F0F (ARM7)
J-Link>exec map reset
J-Link>exec map exclude 0x10000000-0x3FFFFFFF
J-Link>_
```

Example

```
exec SupplyPower = 1
exec map reset
exec map exclude 0x10000000-0x3FFFFFFF
```


5.10.2.2 IAR Embedded Workbench

The J-Link command strings can be supplied using the C-SPY debugger of the IAR Embedded Workbench. Open the **Project options** dialog box and select **Debugger**.



On the **Extra Options** page, select **Use command line options**.

Enter `--jlink_exec_command "<CommandLineOption>"` in the textfield, as shown in the screenshot below. If more than one command should be used separate the commands with semicolon.



5.11 Switching off CPU clock during debug

We recommend not to switch off CPU clock during debug. However, if you do, you should consider the following:

Non-synthesizable cores (ARM7TDMI, ARM9TDMI, ARM920, etc.)

With these cores, the TAP controller uses the clock signal provided by the emulator, which means the TAP controller and ICE-Breaker continue to be accessible even if the CPU has no clock.

Therefore, switching off CPU clock during debug is normally possible if the CPU clock is periodically (typically using a regular timer interrupt) switched on every few ms for at least a few us. In this case, the CPU will stop at the first instruction in the ISR (typically at address 0x18).

Synthesizable cores (ARM7TDMI-S, ARM9E-S, etc.)

With these cores, the clock input of the TAP controller is connected to the output of a three-stage synchronizer, which is fed by clock signal provided by the emulator, which means that the TAP controller and ICE-Breaker are not accessible if the CPU has no clock.

If the RTCK signal is provided, adaptive clocking function can be used to synchronize the JTAG clock (provided by the emulator) to the processor clock. This way, the JTAG clock is stopped if the CPU clock is switched off.

If adaptive clocking is used, switching off CPU clock during debug is normally possible if the CPU clock is periodically (typically using a regular timer interrupt) switched on every few ms for at least a few us. In this case, the CPU will stop at the first instruction in the ISR (typically at address 0x18).

5.12 Cache handling

Most ARM systems with external memory have at least one cache. Typically, ARM7 systems with external memory come with a unified cache, which is used for both code and data. Most ARM9 systems with external memory come with separate caches for the instruction bus (I-Cache) and data bus (D-Cache) due to the hardware architecture.

5.12.1 Cache coherency

When debugging or otherwise working with a system with processor with cache, it is important to maintain the cache(s) and main memory coherent. This is easy in systems with a unified cache and becomes increasingly difficult in systems with hardware architecture. A write buffer and a D-Cache configured in write-back mode can further complicate the problem.

ARM9 chips have no hardware to keep the caches coherent, so that this is the responsibility of the software.

5.12.2 Cache clean area

J-Link / J-Trace handles cache cleaning directly through JTAG commands. Unlike other emulators, it does not have to download code to the target system. This makes setting up J-Link / J-Trace easier. Therefore, a cache clean area is not required.

5.12.3 Cache handling of ARM7 cores

Because ARM7 cores have a unified cache, there is no need to handle the caches during debug.

5.12.4 Cache handling of ARM9 cores

ARM9 cores with cache require J-Link / J-Trace to handle the caches during debug. If the processor enters debug state with caches enabled, J-Link / J-Trace does the following:

When entering debug state

J-Link / J-Trace performs the following:

- it stores the current write behavior for the D-Cache
- it selects write-through behavior for the D-Cache.

When leaving debug state

J-Link / J-Trace performs the following:

- it restores the stored write behavior for the D-Cache
- it invalidates the D-Cache.

Note: The implementation of the cache handling is different for different cores. However, the cache is handled correctly for all supported ARM9 cores.

Chapter 6

Flash download and flash breakpoints

This chapter describes how flash download and flash breakpoints with J-Link work. In addition to that it contains a list of supported microcontrollers for J-Link.

6.1 Introduction

The `JLinkARM.dll` is able to use the flash download and flash breakpoints features which were just available in the RDI software, until now. Both features require an additional license. For more information about flash download and flash breakpoints, please refer to *J-Link RDI User's Guide (UM08004)*, chapter *Flash download* and chapter *Breakpoints in flash memory*.

6.2 Licensing

Some J-Links are available with device-based licenses for flash download (J-Link ARM FlashDL) or flash breakpoints (FlashBP), but the standard J-Link does not come with a built-in license. You will need to obtain a license for every J-Link. For more information about the different license types, please refer to *License types* on page 36.


For a complete list of devices which are supported by the device-based licenses, please refer to *Device list* on page 37.

To purchase a key-based license, please contact sales@segger.com.


Entering a license

The easiest way to enter a license is the following:


Open the J-Link control panel window, go to the **General** tab and choose **License**.



Now the J-Link ARM license manager will open and show all licenses, both key-based and built-in licenses of J-Link.



Now choose **Add license** to add one or more new licenses. Enter your license(s) and choose **OK**. Now the licenses should have been added.



6.3 Supported devices

The following lists the microcontrollers for which flash download and flash break-points are available.

Note: Only the devices listed below are currently supported with the flash break-point and flash download features. Both features currently work on the internal flash of the devices only. It is customer's responsibility to make sure that the device he wants to use flash programming with is supported. In case of doubt, you should contact SEGGER and ask for a trial license.

The device is selected by its device identifier.

Manufacturer	Device ID	Devices
Analog Devices	ADuC7020x62	ADuC7020x62
Analog Devices	ADuC7021x32	ADuC7021x32
Analog Devices	ADuC7021x62	ADuC7021x62
Analog Devices	ADuC7022x32	ADuC7022x32
Analog Devices	ADuC7022x62	ADuC7022x62
Analog Devices	ADuC7024x62	ADuC7024x62
Analog Devices	ADuC7025x32	ADuC7025x32
Analog Devices	ADuC7025x62	ADuC7025x62
Analog Devices	ADuC7026x62	ADuC7026x62
Analog Devices	ADuC7027x62	ADuC7027x62
Analog Devices	ADuC7028x62	ADuC7028x62
Analog Devices	ADuC7030	ADuC7030
Analog Devices	ADuC7031	ADuC7031
Analog Devices	ADuC7032	ADuC7032
Analog Devices	ADuC7033	ADuC7033
Analog Devices**	ADuC7034	ADuC7034
Analog Devices	ADuC7038	ADuC7038
Analog Devices	ADuC7060	ADuC7060
Analog Devices**	ADuC7061	ADuC7061
Analog Devices**	ADuC7062	ADuC7062
Analog Devices	ADuC7128	ADuC7128
Analog Devices	ADuC7129	ADuC7129
Analog Devices	ADuC7229x126	ADuC7229x126
Atmel**	AT91FR40162	AT91FR40162
Atmel	AT91SAM3U1C	AT91SAM3U1C
Atmel**	AT91SAM3U2C	AT91SAM3U2C
Atmel**	AT91SAM3U4C	AT91SAM3U4C
Atmel**	AT91SAM3U1E	AT91SAM3U1E
Atmel**	AT91SAM3U2E	AT91SAM3U2E
Atmel**	AT91SAM3U4E	AT91SAM3U4E
Atmel	AT91SAM7A3	AT91SAM7A3
Atmel**	AT91SAM7L64	AT91SAM7L64
Atmel**	AT91SAM7L128	AT91SAM7L128
Atmel	AT91SAM7S32	AT91SAM7S32
Atmel	AT91SAM7S321	AT91SAM7S321
Atmel	AT91SAM7S64	AT91SAM7S64
Atmel	AT91SAM7S128	AT91SAM7S128
Atmel	AT91SAM7S256	AT91SAM7S256
Atmel	AT91SAM7S512	AT91SAM7S512
Atmel	AT91SAM7SE32	AT91SAM7SE32

Table 6.1: Supported microcontrollers

Manufacturer	Device ID	Devices
Atmel	AT91SAM7SE256	AT91SAM7SE256
Atmel	AT91SAM7SE512	AT91SAM7SE512
Atmel	AT91SAM7X128	AT91SAM7X128
Atmel	AT91SAM7X256	AT91SAM7X256
Atmel	AT91SAM7X512	AT91SAM7X512
Atmel	AT91SAM7XC128	AT91SAM7XC128
Atmel	AT91SAM7XC256	AT91SAM7XC256
Atmel	AT91SAM7XC512	AT91SAM7XC512
Atmel**	AT91SAM9XE128	AT91SAM9XE128
Atmel**	AT91SAM9XE256	AT91SAM9XE256
Atmel**	AT91SAM9XE512	AT91SAM9XE512
Freescale*	MAC7101	MAC7101
Freescale*	MAC7106	MAC7106
Freescale*	MAC7111	MAC7111
Freescale*	MAC7112	MAC7112
Freescale*	MAC7116	MAC7116
Freescale*	MAC7121	MAC7121
Freescale*	MAC7122	MAC7122
Freescale*	MAC7126	MAC7126
Freescale*	MAC7131	MAC7131
Freescale*	MAC7136	MAC7136
Freescale*	MAC7141	MAC7141
Freescale*	MAC7142	MAC7142
Luminary	LM3S101	LM3S101
Luminary	LM3S102	LM3S102
Luminary	LM3S301	LM3S301
Luminary	LM3S310	LM3S310
Luminary	LM3S315	LM3S315
Luminary	LM3S316	LM3S316
Luminary	LM3S317	LM3S317
Luminary	LM3S328	LM3S328
Luminary	LM3S601	LM3S601
Luminary	LM3S610	LM3S610
Luminary	LM3S611	LM3S611
Luminary	LM3S612	LM3S612
Luminary	LM3S613	LM3S613
Luminary	LM3S615	LM3S615
Luminary	LM3S617	LM3S617
Luminary	LM3S618	LM3S618
Luminary	LM3S628	LM3S628
Luminary	LM3S801	LM3S801
Luminary	LM3S811	LM3S811
Luminary	LM3S812	LM3S812
Luminary	LM3S815	LM3S815
Luminary	LM3S817	LM3S817
Luminary	LM3S818	LM3S818
Luminary	LM3S828	LM3S828
Luminary	LM3S2110	LM3S2110
Luminary	LM3S2139	LM3S2139
Luminary	LM3S2410	LM3S2410

Table 6.1: Supported microcontrollers

Manufacturer	Device ID	Devices
Luminary	LM3S2412	LM3S2412
Luminary	LM3S2432	LM3S2432
Luminary	LM3S2533	LM3S2533
Luminary	LM3S2620	LM3S2620
Luminary	LM3S2637	LM3S2637
Luminary	LM3S2651	LM3S2651
Luminary	LM3S2730	LM3S2730
Luminary	LM3S2739	LM3S2739
Luminary	LM3S2939	LM3S2939
Luminary	LM3S2948	LM3S2948
Luminary	LM3S2950	LM3S2950
Luminary	LM3S2965	LM3S2965
Luminary	LM3S6100	LM3S6100
Luminary	LM3S6110	LM3S6110
Luminary	LM3S6420	LM3S6420
Luminary	LM3S6422	LM3S6422
Luminary	LM3S6432	LM3S6432
Luminary	LM3S6610	LM3S6610
Luminary	LM3S6633	LM3S6633
Luminary	LM3S6637	LM3S6637
Luminary	LM3S6730	LM3S6730
Luminary	LM3S6918	LM3S6918
Luminary	LM3S6938	LM3S6938
Luminary	LM3S6952	LM3S6952
Luminary	LM3S6965	LM3S6965
NXP**	LPC1111	LPC1111
NXP**	LPC1113	LPC1113
NXP**	LPC1311	LPC1311
NXP**	LPC1313	LPC1313
NXP**	LPC1342	LPC1342
NXP**	LPC1343	LPC1343
NXP**	LPC1751	LPC1751
NXP**	LPC1752	LPC1752
NXP**	LPC1754	LPC1754
NXP**	LPC1756	LPC1756
NXP**	LPC1758	LPC1758
NXP**	LPC1764	LPC1764
NXP**	LPC1765	LPC1765
NXP**	LPC1766	LPC1766
NXP**	LPC1768	LPC1768
NXP	LPC2101	LPC2101
NXP	LPC2102	LPC2102
NXP	LPC2103	LPC2103
NXP	LPC2104	LPC2104
NXP	LPC2105	LPC2105
NXP	LPC2106	LPC2106
NXP	LPC2109	LPC2109
NXP	LPC2114	LPC2114
NXP	LPC2119	LPC2119
NXP	LPC2124	LPC2124

Table 6.1: Supported microcontrollers

Manufacturer	Device ID	Devices
NXP	LPC2129	LPC2129
NXP	LPC2131	LPC2131
NXP	LPC2132	LPC2132
NXP	LPC2134	LPC2134
NXP	LPC2136	LPC2136
NXP	LPC2138	LPC2138
NXP	LPC2141	LPC2141
NXP	LPC2142	LPC2142
NXP	LPC2144	LPC2144
NXP	LPC2146	LPC2146
NXP	LPC2148	LPC2148
NXP	LPC2194	LPC2194
NXP	LPC2212	LPC2212
NXP	LPC2214	LPC2214
NXP	LPC2292	LPC2292
NXP	LPC2294	LPC2294
NXP	LPC2364	LPC2364
NXP*	LPC2365	LPC2365
NXP	LPC2366	LPC2366
NXP*	LPC2367	LPC2367
NXP	LPC2368	LPC2368
NXP*	LPC2377	LPC2377
NXP	LPC2378	LPC2378
NXP	LPC2387	LPC2387
NXP	LPC2388	LPC2388
NXP	LPC2468	LPC2468
NXP	LPC2478	LPC2478
NXP**	LPC2917	LPC2917
NXP**	LPC2919	LPC2919
NXP**	LPC2927	LPC2927
NXP**	LPC2929	LPC2929
NXP*	PCF87750	PCF87750
NXP*	SJA2010	SJA2010
NXP*	SJA2510	SJA2510
OKI	ML67Q4002	ML67Q4002
OKI	ML67Q4003	ML67Q4003
OKI	ML67Q4050	ML67Q4050
OKI	ML67Q4051	ML67Q4051
OKI	ML67Q4060	ML67Q4060
OKI	ML67Q4061	ML67Q4061
Samsung*	S3F445HX	S3F445HX
ST	STM32F101C6	STM32F101C6
ST	STM32F101C8	STM32F101C8
ST	STM32F101CB	STM32F101CB
ST	STM32F101R6	STM32F101R6
ST	STM32F101R8	STM32F101R8
ST	STM32F101RB	STM32F101RB
ST	STM32F101RC	STM32F101RC
ST	STM32F101RD	STM32F101RD
ST	STM32F101RE	STM32F101RE

Table 6.1: Supported microcontrollers

Manufacturer	Device ID	Devices
ST	STM32F101T6	STM32F101T6
ST	STM32F101T8	STM32F101T8
ST	STM32F101V8	STM32F101V8
ST	STM32F101VB	STM32F101VB
ST	STM32F101VC	STM32F101VC
ST	STM32F101VD	STM32F101VD
ST	STM32F101VE	STM32F101VE
ST	STM32F101ZC	STM32F101ZC
ST	STM32F101ZD	STM32F101ZD
ST	STM32F101ZE	STM32F101ZE
ST	STM32F102C6	STM32F102C6
ST	STM32F102C8	STM32F102C8
ST	STM32F102CB	STM32F102CB
ST	STM32F103C6	STM32F103C6
ST	STM32F103C8	STM32F103C8
ST	STM32F103CB	STM32F103CB
ST	STM32F103R6	STM32F103R6
ST	STM32F103R8	STM32F103R8
ST	STM32F103RB	STM32F103RB
ST	STM32F103RC	STM32F103RC
ST	STM32F103RD	STM32F103RD
ST	STM32F103RE	STM32F103RE
ST	STM32F103T6	STM32F103T6
ST	STM32F103T8	STM32F103T8
ST	STM32F103V8	STM32F103V8
ST	STM32F103VB	STM32F103VB
ST	STM32F103VC	STM32F103VC
ST	STM32F103VD	STM32F103VD
ST	STM32F103VE	STM32F103VE
ST	STM32F103ZC	STM32F103ZC
ST	STM32F103ZD	STM32F103ZD
ST	STM32F103ZE	STM32F103ZE
ST	STR710FZ1	STR710FZ1
ST	STR710FZ2	STR710FZ2
ST	STR711FR0	STR711FR0
ST	STR711FR1	STR711FR1
ST	STR711FR2	STR711FR2
ST	STR712FR0	STR712FR0
ST	STR712FR1	STR712FR1
ST	STR712FR2	STR712FR2
ST	STR715FR0	STR715FR0
ST	STR730FZ1	STR730FZ1
ST	STR730FZ2	STR730FZ2
ST	STR731FV0	STR731FV0
ST	STR731FV1	STR731FV1
ST	STR731FV2	STR731FV2
ST	STR735FZ1	STR735FZ1
ST	STR735FZ2	STR735FZ2
ST	STR736FV0	STR736FV0
ST	STR736FV1	STR736FV1

Table 6.1: Supported microcontrollers

Manufacturer	Device ID	Devices
ST	STR736FV2	STR736FV2
ST	STR750FV0	STR750FV0
ST	STR750FV1	STR750FV1
ST	STR750FV2	STR750FV2
ST	STR751FR0	STR751FR0
ST	STR751FR1	STR751FR1
ST	STR751FR2	STR751FR2
ST	STR752FR0	STR752FR0
ST	STR752FR1	STR752FR1
ST	STR752FR2	STR752FR2
ST	STR755FR0	STR755FR0
ST	STR755FR1	STR755FR1
ST	STR755FR2	STR755FR2
ST	STR755FV0	STR755FV0
ST	STR755FV1	STR755FV1
ST	STR755FV2	STR755FV2
ST	STR910FAM32	STR910FAM32
ST	STR910FAW32	STR910FAW32
ST	STR910FAZ32	STR910FAZ32
ST	STR911FAM42	STR911FAM42
ST	STR911FAM44	STR911FAM44
ST	STR911FAM46	STR911FAM46
ST	STR911FAM47	STR911FAM47
ST	STR911FAW42	STR911FAW42
ST	STR911FAW44	STR911FAW44
ST	STR911FAW46	STR911FAW46
ST	STR911FAW47	STR911FAW47
ST	STR911FM32	STR911FM32
ST	STR911FM42	STR911FM42
ST	STR911FM44	STR911FM44
ST	STR911FW32	STR911FW32
ST	STR911FW42	STR911FW42
ST	STR911FW44	STR911FW44
ST	STR912FAW32	STR912FAW32
ST	STR912FAW42	STR912FAW42
ST	STR912FAW44	STR912FAW44
ST	STR912FAW46	STR912FAW46
ST	STR912FAW47	STR912FAW47
ST	STR912FAZ42	STR912FAZ42
ST	STR912FAZ44	STR912FAZ44
ST	STR912FAZ46	STR912FAZ46
ST	STR912FAZ47	STR912FAZ47
ST	STR912FM32	STR912FM32
ST	STR912FM42	STR912FM42
ST	STR912FM44	STR912FM44
ST	STR912FW32	STR912FW32
ST	STR912FW42	STR912FW42
ST	STR912FW44	STR912FW44
TI	TMS470R1A64	TMS470R1A64
TI	TMS470R1A128	TMS470R1A128

Table 6.1: Supported microcontrollers

Manufacturer	Device ID	Devices
TI	TMS470R1A256	TMS470R1A256
TI	TMS470R1A288	TMS470R1A288
TI	TMS470R1A384	TMS470R1A384
TI	TMS470R1B512	TMS470R1B512
TI	TMS470R1B768	TMS470R1B768
TI	TMS470R1B1M	TMS470R1B1M
TI	TMS470R1VF288	TMS470R1VF288
TI	TMS470R1VF688	TMS470R1VF688
TI	TMS470R1VF689	TMS470R1VF689
Toshiba**	TMPM330FDFG	TMPM330FDFG

Table 6.1: Supported microcontrollers

*Supported by J-Flash only.

**Not supported by J-Link ARM RDI


6.4 Using flash download and flash breakpoints with different debuggers

The J-Link ARM FlashDL and FlashBP features can be used by different debuggers, such as IAR Embedded Workbench and GDB. For different debuggers there are different steps required to enable J-Link ARM FlashDL and FlashBP which will be explained in this section.


6.4.1 IAR Embedded Workbench

To use the J-Link ARM FlashDL and FlashBP features with the IAR Embedded Workbench is quite simple:


First, choose the right device in the project settings if not already done. The device settings can be found at **Project->Options->General Options->Target**.



To use J-Link ARM FlashDL the IAR flashloader has to be disabled (the FlashBP feature can also be used when IAR flashloader is enabled). To disable the IAR flashloader the checkbox **Use flash loader(s)** at **Project->Options->Debugger->Download** has to be disabled, as shown below.



If you use the IAR project for the first time, the use of J-Link ARM FlashDL and FlashBPs is set to **Auto**, which is the default value. For more information about different configurations for J-Link ARM FlashDL and FlashBPs please refer to *Settings* on page 97. Now you can start the debug session. If you run this project for the first time a settings file is created in which the configuration of J-Link ARM FlashDL and FlashBPs is saved. This settings file is created for every project configuration (e.g. Debug_RAM, Debug_FLASH), so you can save different J-Link ARM FlashDL and FlashBP configurations for different project configurations. When the debug session starts, you should see the selected target in the **Device** tab of the J-Link status window. When the debug session is running you can modify the settings regarding J-Link ARM FlashDL and FlashBPs, in the **Settings** tab and save them to the settings file.




Currently changes in this tab, will take effect next time the debug session is started.


6.4.2 Keil MDK

To use the J-Link ARM FlashDL and FlashBP features with the Keil MDK is quite simple:


First, choose the device in the project settings if not already done. The device settings can be found at **Project->Options for Target->Device**.



Then J-Link / J-Trace has to be selected as debugger. To select J-Link / J-Trace as debugger simply choose J-Link / J-Trace from the list box which can be found at **Project->Options for Target->Debug**.




To use J-Link ARM FlashDL the J-Link flashloader has to be selected (the FlashBP feature can also be used when J-Link flashloader is disabled). To enable the J-Link flashloader **J-Link / J-Trace** at **Project->Options for Target->Utilities** has to be selected.



If you use the MDK project for the first time, the J-Link ARM FlashDL and FlashBPs settings are configured to **Auto**, which is the default value. For more information about different configurations for J-Link ARM FlashDL and FlashBPs please refer to chapter *Settings* on page 97. Now you can start the debug session. If you run this project for the first time a settings file is created in which the configuration of J-Link ARM FlashDL and FlashBPs is saved. This settings file is created for every project configuration (e.g. Debug_RAM, Debug_FLASH), so you can save different J-Link ARM FlashDL and FlashBP configurations for different project configurations. When the debug session starts, you should see the selected target in the **General** tab of

the J-Link status window. When the debug session is running you can modify the settings regarding J-Link ARM FlashDL and FlashBPs, in the **Settings** tab and save them in the settings file.



6.4.3 J-Link GDB Server

The configuration for the J-Link GDB Server is done by the .gdbinit file. The following commands has to be added to the .gdbinit file to enable J-Link ARM FlashDL and FlashBPs:

```
monitor flash device <DeviceID>
monitor flash download = 1
monitor flash breakpoints = 1
```

For more information about these three commands please refer to the *J-Link GDB Server User Guide* chapter *Supported remote commands*.

6.4.4 J-Link RDI

The configuration for J-Link RDI is done via the J-Link RDI configuration dialog. For more information about the J-Link RDI configuration dialog please refer to the *J-Link RDI User Guide*, chapter *Configuration dialog*. If you use the J-Link ARM FlashDL and/or FlashBP feature with RDI disable them in the J-Link status window or leave the default settings.

Chapter 7

Device specifics

This chapter gives some additional information about specific devices.

7.1 Analog Devices

J-Link has been tested with the following MCUs from Analog Devices, but should work with any ARM7/9 and Cortex-M3 device:

- ADuC7020x62
- ADuC7020x62
- ADuC7021x32
- ADuC7021x32
- ADuC7021x62
- ADuC7021x62
- ADuC7022x32
- ADuC7022x32
- ADuC7022x62
- ADuC7022x62
- ADuC7024x62
- ADuC7024x62
- ADuC7025x32
- ADuC7025x32
- ADuC7025x62
- ADuC7025x62
- ADuC7026x62
- ADuC7026x62
- ADuC7027x62
- ADuC7027x62
- ADuC7030
- ADuC7031
- ADuC7032
- ADuC7033
- ADuC7060
- ADuC7128
- ADuC7129
- ADuC7229x126

If you experience problems with a particular device, do not hesitate to contact Segger.

7.1.1 ADuC7xxx

All devices of this family are supported by J-Link.

7.1.1.1 Software reset

A special reset strategy has been made available for Analog Devices ADuC7xxx MCUs. This special reset strategy is a software reset. "Software reset" means basically no reset, just changing the CPU registers such as PC and CPSR.

The software reset for Analog Devices ADuC7xxxx executes the following sequence:

- The CPU is halted
- A software reset sequence is downloaded to RAM
- A breakpoint at address 0 is set
- The software reset sequence is executed.

It is recommended to use this reset strategy. This sequence performs a reset of CPU and peripherals and halts the CPU before executing instructions of the user program. It is the recommended reset sequence for Analog Devices ADuC7xxx MCUs and works with these devices only.

This information is applicable to the following devices:

- Analog ADuC7020x62
- Analog ADuC7021x32
- Analog ADuC7021x62
- Analog ADuC7022x32

- Analog ADuC7022x62
- Analog ADuC7024x62
- Analog ADuC7025x32
- Analog ADuC7025x62
- Analog ADuC7026x62
- Analog ADuC7027x62
- Analog ADuC7030
- Analog ADuC7031
- Analog ADuC7032
- Analog ADuC7033
- Analog ADuC7128
- Analog ADuC7129
- Analog ADuC7229x126

7.2 ATMEL

J-Link has been tested with the following ATMEL devices, but should work with any ARM7/9 and Cortex-M3 device:

- AT91SAM7A3
- AT91SAM7S32
- AT91SAM7S321
- AT91SAM7S64
- AT91SAM7S128
- AT91SAM7S256
- AT91SAM7S512
- AT91SAM7SE32
- AT91SAM7SE256
- AT91SAM7SE512
- AT91SAM7X128
- AT91SAM7X256
- AT91SAM7X512
- AT91SAM7XC128
- AT91SAM7XC256
- AT91SAM7XC512
- AT91RM9200
- AT91SAM9260
- AT91SAM9261
- AT91SAM9262
- AT91SAM9263

If you experience problems with a particular device, do not hesitate to contact Segger.

7.2.1 AT91SAM7

All devices of this family are supported by J-Link.

7.2.1.1 Reset strategy

The reset pin of the device is per default disabled. This means that the reset strategies which rely on the reset pin (low pulse on reset) do not work per default. For this reason a special reset strategy has been made available.

It is recommended to use this reset strategy. This special reset strategy resets the peripherals by writing to the RSTC_CR register. Resetting the peripherals puts all peripherals in the defined reset state. This includes memory mapping register, which means that after reset flash is mapped to address 0. It is also possible to achieve the same effect by writing 0x4 to the RSTC_CR register located at address 0xffffd00.

This information is applicable to the following devices:

- AT91SAM7S (all devices)
- AT91SAM7SE (all devices)
- AT91SAM7X (all devices)
- AT91SAM7XC (all devices)
- AT91SAM7A (all devices)

7.2.1.2 Memory mapping

Either flash or RAM can be mapped to address 0. After reset flash is mapped to address 0. In order to map RAM to address 0, a 1 can be written to the RSTC_CR register. Unfortunately, this remap register is a toggle register, which switches between RAM and flash with every time bit zero is written.

In order to achieve a defined mapping, there are two options:

1. Use the software reset described above.
2. Test if RAM is located at 0 using multiple read/write operations and testing the

results.

Clearly 1. is the easiest solution and is recommended.

This information is applicable to the following devices:

- AT91SAM7S (all devices)
- AT91SAM7SE (all devices)
- AT91SAM7X (all devices)
- AT91SAM7XC (all devices)
- AT91SAM7A (all devices)

7.2.1.3 Recommended init sequence

In order to work with an ATMEL AT91SAM7 device, it has to be initialized. The following paragraph describes the steps of an init sequence. An example for different software tools, such as J-Link GDB Server, IAR Workbench and RDI, is given.

- Set JTAG speed to 30kHz
- Reset target
- Perform peripheral reset
- Disable watchdog
- Initialize PLL
- Use full JTAG speed

Samples

GDB Sample

```
# connect to the J-Link gdb server
target remote localhost:2331
monitor flash device = AT91SAM7S256
monitor flash download = 1
monitor flash breakpoints = 1
# Set JTAG speed to 30 kHz
monitor endian little
monitor speed 30
# Reset the target
monitor reset 8
monitor sleep 10
# Perform peripheral reset
monitor long 0xFFFFFD00 = 0xA5000004
monitor sleep 10
# Disable watchdog
monitor long 0xFFFFFD44 = 0x00008000
monitor sleep 10
# Initialize PLL
monitor long 0xFFFFFC20 = 0x00000601
monitor sleep 10
monitor long 0xFFFFFC2C = 0x00480a0e
monitor sleep 10
monitor long 0xFFFFFC30 = 0x00000007
monitor sleep 10
monitor long 0xFFFFF60 = 0x00480100
monitor sleep 100
# Setup GDB for faster downloads
#set remote memory-write-packet-size 1024
set remote memory-write-packet-size 4096
set remote memory-write-packet-size fixed
monitor speed 12000
break main
load
continue
```

IAR Sample

```

/*****
*
*      _Init()
*/
_Init() {
    __emulatorSpeed(30000);           // Set JTAG speed to 30 kHz
    __writeMemory32(0xA5000004, 0xFFFFFD00, "Memory"); // Perform peripheral reset
    __sleep(20000);
    __writeMemory32(0x00008000, 0xFFFFFD44, "Memory"); // Disable Watchdog
    __sleep(20000);
    __writeMemory32(0x00000601, 0xFFFFFC20, "Memory"); // PLL
    __sleep(20000);
    __writeMemory32(0x10191c05, 0xFFFFFC2C, "Memory"); // PLL
    __sleep(20000);
    __writeMemory32(0x00000007, 0xFFFFFC30, "Memory"); // PLL
    __sleep(20000);
    __writeMemory32(0x002f0100, 0xFFFFF60, "Memory"); // Set 1 wait state for
    __sleep(20000); // flash (2 cycles)
    __emulatorSpeed(12000000); // Use full JTAG speed
}

/*****
*
*      execUserReset()
*/
execUserReset() {
    __message "execUserReset()";
    _Init();
}

/*****
*
*      execUserPreload()
*/
execUserPreload() {
    __message "execUserPreload()";
    _Init();
}

```

RDI Sample

```

SetJTAGSpeed(30); // Set JTAG speed to 30 kHz
Reset(0, 0);
Write32(0xFFFFFD00, 0xA5000004); // Perform peripheral reset
Write32(0xFFFFFD44, 0x00008000); // Disable watchdog
Write32(0xFFFFFC20, 0x00000601); // Set PLL
Delay(200);
Write32(0xFFFFFC2C, 0x00191C05); // Set PLL and divider
Delay(200);
Write32(0xFFFFFC30, 0x00000007); // Select master clock and processor clock
Write32(0xFFFFF60, 0x00320300); // Set flash wait states
SetJTAGSpeed(12000);

```

7.2.2 AT91SAM9

These devices are based on ARM926EJ-S core. All devices of this family are supported by J-Link.

7.2.2.1 JTAG settings

We recommend using adaptive clocking.

This information is applicable to the following devices:

- AT91RM9200
- AT91SAM9260
- AT91SAM9261
- AT91SAM9262
- AT91SAM9263

7.3 Freescale

J-Link has been tested with the following Freescale devices, but should work with any ARM7/9 and Cortex-M3 device:

- MAC7101
- MAC7106
- MAC7111
- MAC7112
- MAC7116
- MAC7121
- MAC7122
- MAC7126
- MAC7131
- MAC7136
- MAC7141
- MAC7142

If you experience problems with a particular device, do not hesitate to contact Segger.

7.3.1 MAC71x

All devices of this family are supported by J-Link.

7.4 Luminary Micro

J-Link has been tested with the following Luminary Micro devices, but should work with any ARM7/9 and Cortex-M3 device:

- LM3S101
- LM3S102
- LM3S301
- LM3S310
- LM3S315
- LM3S316
- LM3S317
- LM3S328
- LM3S601
- LM3S610
- LM3S611
- LM3S612
- LM3S613
- LM3S615
- LM3S617
- LM3S618
- LM3S628
- LM3S801
- LM3S811
- LM3S812
- LM3S815
- LM3S817
- LM3S818
- LM3S828
- LM3S2110
- LM3S2139
- LM3S2410
- LM3S2412
- LM3S2432
- LM3S2533
- LM3S2620
- LM3S2637
- LM3S2651
- LM3S2730
- LM3S2739
- LM3S2939
- LM3S2948
- LM3S2950
- LM3S2965
- LM3S6100
- LM3S6110
- LM3S6420
- LM3S6422
- LM3S6432
- LM3S6610
- LM3S6633
- LM3S6637
- LM3S6730
- LM3S6938
- LM3S6952
- LM3S6965

If you experience problems with a particular device, do not hesitate to contact Segger.

7.4.1 Stellaris LM3S100 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.2 Stellaris LM3S300 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.3 Stellaris LM3S600 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.4 Stellaris LM3S800 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.5 Stellaris LM3S2000 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.6 Stellaris LM3S6100 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.7 Stellaris LM3S6400 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.8 Stellaris LM3S6700 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.4.9 Stellaris LM3S6900 Series

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.5 NXP

J-Link has been tested with the following NXP devices, but should work with any ARM7/9 and Cortex-M3 device:

- LPC1111
- LPC1113
- LPC1311
- LPC1313
- LPC1342
- LPC1343
- LPC1751
- LPC1751
- LPC1752
- LPC1754
- LPC1756
- LPC1758
- LPC1764
- LPC1765
- LPC1766
- LPC1768
- LPC2101
- LPC2102
- LPC2103
- LPC2104
- LPC2105
- LPC2106
- LPC2109
- LPC2114
- LPC2119
- LPC2124
- LPC2129
- LPC2131
- LPC2132
- LPC2134
- LPC2136
- LPC2138
- LPC2141
- LPC2142
- LPC2144
- LPC2146
- LPC2148
- LPC2194
- LPC2212
- LPC2214
- LPC2292
- LPC2294
- LPC2364
- LPC2366
- LPC2368
- LPC2378
- LPC2468
- LPC2478
- LPC2880
- LPC2888
- LPC2917
- LPC2919
- LPC2927
- LPC2929
- PCF87750
- SJA2010
- SJA2510

If you experience problems with a particular device, do not hesitate to contact Segger.

7.5.1 LPC

7.5.1.1 Fast GPIO bug

The values of the fast GPIO registers can not be read direct via JTAG from a debugger. The direct access to the registers corrupts the returned values. This means that the values in the fast GPIO registers normally can not be checked or changed from a debugger.

Solution / Workaround

J-Link supports command strings which can be used to read a memory area indirect. Indirectly reading means that a small code snippet will be written into RAM of the target device, which reads and transfers the data of the specified memory area to the debugger. Indirectly reading solves the fast GPIO problem, because only direct register access corrupts the register contents.


Define a 256 byte aligned area in RAM of the LPC target device with the J-Link command `map ram` and define afterwards the memory area which should be read indirect with the command `map indirectread` to use the indirectly reading feature of J-Link. Note that the data in the defined RAM area is saved and will be restored after using the RAM area.

This information is applicable to the following devices:

- LPC2101
- LPC2102
- LPC2103
- LPC213x/01
- LPC214x (all devices)
- LPC23xx (all devices)
- LPC24xx (all devices)

Example

J-Link commands line options can be used for example with the C-Spy debugger of the IAR Embedded Workbench. Open the **Project options** dialog and select **Debugger**. Select **Use command line options** in the **Extra Options** tap and enter in the textfield `--jlink_exec_command "map ram 0x40000000-0x40003fff; map indirectread 0x3fffc000-0x3fffcfff; map exclude 0x3fffd000-0x3fffffff;"` as shown in the screenshot below.



With these additional commands are the values of the fast GPIO registers in the C-Spy debugger correct and can be used for debugging. For more information about J-Link command line options refer to subchapter *Command strings* on page 107.

7.5.1.2 Reset (Cortex-M3 based devices)

For Cortex-M3 based NXP LPC devices the reset itself does not differ from the one for other Cortex-M3 based devices: After the device has been reset, the core is halted before any instruction is performed. For the Cortex-M3 based LPC devices this means the CPU is halted before the bootloader which is mapped at address 0 after reset.

The user should write the memmap register after reset, to ensure that user flash is mapped at address 0. Moreover, the user have to correct the Stack pointer (R13) and the PC (R15) manually, after reset in order to debug the application.

LPC288x flash programming

In order to use the LPC288x devices in combination with J-Link FlashDL the application you are trying to debug, should be linked to the original flash @ addr 0x10400000. Otherwise it is user's responsibility to ensure that flash is re-mapped to 0x0 in order to debug the application from addr 0x0.

7.6 OKI

J-Link has been tested with the following OKI devices, but should work with any ARM7/9 and Cortex-M3 device:

- ML67Q4002
- ML67Q4003
- ML67Q4050
- ML67Q4051
- ML67Q4060
- ML67Q4061

If you experience problems with a particular device, do not hesitate to contact Segger.

7.6.1 ML67Q40x

All devices of this family are supported by J-Link.

7.7 ST Microelectronics

J-Link has been tested with the following ST Microelectronics devices, but should work with any ARM7/9 and Cortex-M3 device:

- STR710FZ1
- STR710FZ2
- STR711FR0
- STR711FR1
- STR711FR2
- STR712FR0
- STR712FR1
- STR712FR2
- STR715FR0
- STR730FZ1
- STR730FZ2
- STR731FV0
- STR731FV1
- STR731FV2
- STR735FZ1
- STR735FZ2
- STR736FV0
- STR736FV1
- STR736FV2
- STR750FV0
- STR750FV1
- STR750FV2
- STR751FR0
- STR751FR1
- STR751FR2
- STR752FR0
- STR752FR1
- STR752FR2
- STR755FR0
- STR755FR1
- STR755FR2
- STR755FV0
- STR755FV1
- STR755FV2
- STR911FM32
- STR911FM44
- STR911FW32
- STR911FW44
- STR912FM32
- STR912FM44
- STR912FW32
- STR912FW44
- STM32F101C6
- STM32F101C8
- STM32F101R6
- STM32F101R8
- STM32F101RB
- STM32F101V8
- STM32F101VB
- STM32F103C6
- STM32F103C8
- STM32F103R6
- STM32F103R8
- STM32F103RB
- STM32F103V8
- STM32F103VB

If you experience problems with a particular device, do not hesitate to contact Segger.

7.7.1 STR 71x

These devices are ARM7TDMI based.
All devices of this family are supported by J-Link.

7.7.2 STR 73x

These devices are ARM7TDMI based.
All devices of this family are supported by J-Link.

7.7.3 STR 75x

These devices are ARM7TDMI-S based.
All devices of this family are supported by J-Link.

7.7.4 STR91x

These device are ARM966E-S based.
All devices of this family are supported by J-Link.

7.7.4.1 Flash erasing

The devices have 3 TAP controllers built-in. When starting `J-Link.exe`, it reports 3 JTAG devices. A special tool, J-Link STR9 Commander (`JLinkSTR91x.exe`) is available to directly access the flash controller of the device. This tool can be used to erase the flash of the controller even if a program is in flash which causes the ARM core to stall. For more information about the J-Link STR9 Commander, please refer to *J-Link STR91x Commander (Command line tool)* on page 63.

When starting the STR91x commander, a command sequence will be performed which brings MCU into Turbo Mode.

"While enabling the Turbo Mode, a dedicated test mode signal is set and controls the GPIOs in output. The IOs are maintained in this state until a next JTAG instruction is send." (ST Microelectronics)

Enabling Turbo Mode is necessary to guarantee proper function of all commands in the STR91x Commander.

7.7.5 STM32

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

7.7.5.1 Option byte programming

we suggest to perform the programming of the option bytes directly from the target application. J-Link (or an additional software tool like J-Flash) does not support programming of the option bytes.

7.7.5.2 Read-protection

The user area internal flash of the STM32 devices can be protected against read by untrusted code. In order to unsecure a read-protected STM32 device, SEGGER offers a free command line tool which overrides the read-protection of a STM32 device. For more information about the J-Link STM32 Commander, please refer to *J-Link STM32 Commander (Command line tool)* on page 64.

Note: J-Flash ARM supports securing and unsecuring a STM32 device, too.

7.7.5.3 Hardware watchdog

The hardware watchdog of a STM32 device can be enabled by programming the option bytes. If the hardware watchdog is enabled the device is reset periodically if the watchdog timer is not refreshed and reaches 0. If the hardware watchdog is enabled by an application which is located in flash and which does not refresh the watchdog timer, the device can not be debugged anymore.

Disabling the hardware watchdog

In order to disable the hardware watchdog the option bytes have to be re-programmed. SEGGER offers a free command line tool which reprograms the option bytes in order to disable the hardware watchdog. For more information about the STM32 commander, please refer to *J-Link STM32 Commander (Command line tool)* on page 64.

Note: In order to re-program the option bytes they have to be erased first. Erasing the option bytes will read-protect the flash of the STM32. The STM32 commander will also override the read-protection of the STM32 device after disabling the watchdog. Please also note that unsecuring a read-protected device will cause a mass erase of the flash memory.

7.8 Texas Instruments

J-Link has been tested with the following Texas Instruments devices, but should work with any ARM7/9 and Cortex-M3 device:

- TMS470R1A64
- TMS470R1A128
- TMS470R1A256
- TMS470R1A288
- TMS470R1A384
- TMS470R1B512
- TMS470R1B768
- TMS470R1B1M
- TMS470R1VF288
- TMS470R1VF688
- TMS470R1VF689

If you experience problems with a particular device, do not hesitate to contact Segger.

7.8.1 TMS470

All devices of this family are supported by J-Link.

Chapter 8

Target interfaces and adapters

This chapter gives an overview about J-Link / J-Trace specific hardware details, such as the pinouts and available adapters.

8.1 20-pin JTAG/SWD connector

8.1.1 Pinout for JTAG

J-Link and J-Trace have a JTAG connector compatible to ARM's Multi-ICE. The JTAG connector is a 20 way Insulation Displacement Connector (IDC) keyed box header (2.54mm male) that mates with IDC sockets mounted on a ribbon cable.

VTref	1 ●	● 2	NC
nTRST	3 ●	● 4	GND
TDI	5 ●	● 6	GND
TMS	7 ●	● 8	GND
TCK	9 ●	● 10	GND
RTCK	11 ●	● 12	GND
TDO	13 ●	● 14	GND
RESET	15 ●	● 16	GND
DBGREQ	17 ●	● 18	GND
5V-Supply	19 ●	● 20	GND

The following table lists the J-Link / J-Trace JTAG pinout.

PIN	SIGNAL	TYPE	Description
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Not connected	NC	This pin is not connected in J-Link.
3	nTRST	Output	JTAG Reset. Output from J-Link to the Reset signal of the target JTAG port. Typically connected to nTRST of the target CPU. This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no connection.
5	TDI	Output	JTAG data input of target CPU.- It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.
7	TMS	Output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of the target CPU.
9	TCK	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU.
11	RTCK	Input	Return test clock signal from the target. Some targets must synchronize the JTAG inputs to internal clocks. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. J-Link supports adaptive clocking, which waits for TCK changes to be echoed correctly before making further changes. Connect to RTCK if available, otherwise to GND.
13	TDO	Input	JTAG data output from target CPU. Typically connected to TDO of the target CPU.
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	DBGREQ	NC	This pin is not connected in J-Link. It is reserved for compatibility with other equipment to be used as a debug request signal to the target system. Typically connected to DBGREQ if available, otherwise left open.
19	5V-Supply	Output	This pin can be used to supply power to the target hardware. Older J-Links may not be able to supply power on this pin. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 154.

Table 8.1: J-Link / J-Trace pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.


8.1.1.1 Target board design

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout for JTAG* on page 152. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

You may take any female header following the specifications of DIN 41651. For example:

Harting	part-no. 09185206803
Molex	part-no. 90635-1202
Tyco Electronics	part-no. 2-215882-0

Typical target connection for JTAG



* NTRST and RTCK may not be available on some CPUs.

** Optional to supply the target board from J-Link.

8.1.1.2 Pull-up/pull-down resistors

Unless otherwise specified by developer's manual, pull-ups/pull-downs are recommended to be between 2.2 kOhms and 47 kOhms.

8.1.1.3 Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
<code>power on</code>	Switch target power on
<code>power off</code>	Switch target power off
<code>power on perm</code>	Set target power supply default to "on"
<code>power off perm</code>	Set target power supply default to "off"

Table 8.2: Command List

8.1.2 Pinout for SWD

The J-Link and J-Trace JTAG connector is also compatible to ARM's Serial Wire Debug (SWD).

VTref	1 ● ● 2	NC
Not used	3 ● ● 4	GND
Not used	5 ● ● 6	GND
SWDIO	7 ● ● 8	GND
SWCLK	9 ● ● 10	GND
Not used	11 ● ● 12	GND
SWO	13 ● ● 14	GND
RESET	15 ● ● 16	GND
Not used	17 ● ● 18	GND
5V-Supply	19 ● ● 20	GND

The following table lists the J-Link / J-Trace SWD pinout.

PIN	SIGNAL	TYPE	Description
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Not connected	NC	This pin is not connected in J-Link.
3	Not Used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to nTRST, otherwise leave open.
5	Not used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to TDI, otherwise leave open.
7	SWDIO	I/O	Single bi-directional data pin. A pull-up resistor is required. ARM recommends 100 kOhms.
9	SWCLK	Output	Clock signal to target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TCK of target CPU.
11	Not used	NC	This pin is not used by J-Link when operating in SWD mode. If the device may also be accessed via JTAG, this pin may be connected to RTCK, otherwise leave open.
13	SWO	Output	Serial Wire Output trace port. (Optional, not required for SWD communication.)

Table 8.3: J-Link / J-Trace SWD pinout

PIN	SIGNAL	TYPE	Description
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	Not used	NC	This pin is not connected in J-Link.
19	5V-Supply	Output	This pin can be used to supply power to the target hardware. Older J-Links may not be able to supply power on this pin. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 156.


Table 8.3: J-Link / J-Trace SWD pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

8.1.2.1 Target board design

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout for SWD* on page 154. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

Typical target connection for SWD



* Optional to supply the target board from J-Link.

8.1.2.2 Pull-up/pull-down resistors

A pull-up resistor is required on SWDIO on the target board. ARM recommends 100 kOhms.

In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

8.1.2.3 Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
power on	Switch target power on
power off	Switch target power off
power on perm	Set target power supply default to "on"
power off perm	Set target power supply default to "off"


Table 8.4: Command List

8.2 38-pin Mictor JTAG and Trace connector

J-Trace provides a JTAG+Trace connector. This connector is a 38-pin mictor plug. It connects to the target via a 1-1 cable.

The connector on the target board should be "TYCO type 5767054-1" or a compatible receptacle. J-Trace supports 4, 8, and 16-bit data port widths with the high density target connector described below.

Target board trace connector




J-Trace can capture the state of signals PIPESTAT[2:0], TRACESYNC and TRACEPKT[n:0] at each rising edge of each TRACECLK or on each alternate rising or falling edge.

8.2.1 Connecting the target board

J-Trace connects to the target board via a 38-pin trace cable. This cable has a receptacle on the one side, and a plug on the other side. Alternatively J-Trace can be connected with a 20-pin JTAG cable.

Warning: Never connect trace cable and JTAG cable at the same time because this may harm your J-Trace and/or your target.



8.2.2 Pinout

The following table lists the JTAG+Trace connector pinout. It is compatible to the "Trace Port Physical Interface" described in [ETM], 8.2.2 "Single target connector pinout".

PIN	SIGNAL	Description
1	NC	No connected.
2	NC	No connected.
3	NC	No connected.
4	NC	No connected.
5	GND	Signal ground.
6	TRACECLK	Clocks trace data on rising edge or both edges.
7	DBGREQ	Debug request.
8	DBGACK	Debug acknowledge from the test chip, high when in debug state.
9	RESET	Open-collector output from the run control to the target system reset.
10	EXTTRIG	Optional external trigger signal to the Embedded trace Macrocell (ETM). Not used. Leave open on target system.
11	TDO	Test data output from target JTAG port.
12	VTRef	Signal level reference. It is normally fed from Vdd of the target board and must not have a series resistor.
13	RTCK	Return test clock from the target JTAG port.
14	VSupply	Supply voltage. It is normally fed from Vdd of the target board and must not have a series resistor.
15	TCK	Test clock to the run control unit from the JTAG port.
16	Trace signal 12	Trace signal. For more information, please refer to <i>Assignment of trace information pins between ETM architecture versions</i> on page 160.
17	TMS	Test mode select from run control to the JTAG port.
18	Trace signal 11	Trace signal. For more information, please refer to <i>Assignment of trace information pins between ETM architecture versions</i> on page 160.
19	TDI	Test data input from run control to the JTAG port.
20	Trace signal 10	Trace signal. For more information, please refer to <i>Assignment of trace information pins between ETM architecture versions</i> on page 160.
21	nTRST	Active-low JTAG reset

Table 8.5: JTAG+Trace connector pinout

PIN	SIGNAL	Description
22	Trace signal 9	Trace signals. For more information, please refer to <i>Assignment of trace information pins between ETM architecture versions</i> on page 160.
23	Trace signal 20	
24	Trace signal 8	
25	Trace signal 19	
26	Trace signal 7	
27	Trace signal 18	
28	Trace signal 6	
29	Trace signal 17	
30	Trace signal 5	
31	Trace signal 16	
32	Trace signal 4	
33	Trace signal 15	
34	Trace signal 3	
35	Trace signal 14	
36	Trace signal 2	
37	Trace signal 13	
38	Trace signal 1	

Table 8.5: JTAG+Trace connector pinout

8.2.3 Assignment of trace information pins between ETM architecture versions

The following table show different names for the trace signals depending on the ETM architecture version.

Trace signal	ETMv1	ETMv2	ETMv3
Trace signal 1	PIPESTAT[0]	PIPESTAT[0]	TRACEDATA[0]
Trace signal 2	PIPESTAT[1]	PIPESTAT[1]	TRACECTL
Trace signal 3	PIPESTAT[2]	PIPESTAT[2]	Logic 1
Trace signal 4	TRACESYNC	PIPESTAT[3]	Logic 0
Trace signal 5	TRACEPKT[0]	TRACEPKT[0]	Logic 0
Trace signal 6	TRACEPKT[1]	TRACEPKT[1]	TRACEDATA[1]
Trace signal 7	TRACEPKT[2]	TRACEPKT[2]	TRACEDATA[2]
Trace signal 8	TRACEPKT[3]	TRACEPKT[3]	TRACEDATA[3]
Trace signal 9	TRACEPKT[4]	TRACEPKT[4]	TRACEDATA[4]
Trace signal 10	TRACEPKT[5]	TRACEPKT[5]	TRACEDATA[5]
Trace signal 11	TRACEPKT[6]	TRACEPKT[6]	TRACEDATA[6]
Trace signal 12	TRACEPKT[7]	TRACEPKT[7]	TRACEDATA[7]
Trace signal 13	TRACEPKT[8]	TRACEPKT[8]	TRACEDATA[8]
Trace signal 14	TRACEPKT[9]	TRACEPKT[9]	TRACEDATA[9]
Trace signal 15	TRACEPKT[10]	TRACEPKT[10]	TRACEDATA[10]
Trace signal 16	TRACEPKT[11]	TRACEPKT[11]	TRACEDATA[11]
Trace signal 17	TRACEPKT[12]	TRACEPKT[12]	TRACEDATA[12]
Trace signal 18	TRACEPKT[13]	TRACEPKT[13]	TRACEDATA[13]
Trace signal 19	TRACEPKT[14]	TRACEPKT[14]	TRACEDATA[14]
Trace signal 20	TRACEPKT[15]	TRACEPKT[15]	TRACEDATA[15]

Table 8.6: Assignment of trace information pins between ETM architecture versions

8.2.4 Trace signals

Data transfer is synchronized by TRACECLK.

8.2.4.1 Signal levels

The maximum capacitance presented by J-Trace at the trace port connector, including the connector and interfacing logic, is less than 6pF. The trace port lines have a matched impedance of 50.

The J-Trace unit will operate with a target board that has a supply voltage range of 3.0V-3.6V.

8.2.4.2 Clock frequency

For capturing trace port signals synchronous to TRACECLK, J-Trace supports a TRACECLK frequency of up to 200MHz. The following table shows the TRACECLK frequencies and the setup and hold timing of the trace signals with respect to TRACECLK.


Parameter	Min.	Max.	Explanation
Tperiod	5ns	1000ns	Clock period
Fmax	1MHz	200MHz	Maximum trace frequency
Tch	2.5ns	-	High pulse width
Tcl	2.5ns	-	Low pulse width

Table 8.7: Clock frequency

Parameter	Min.	Max.	Explanation
Tsh	2.5ns	-	Data setup high
Thh	1.5ns	-	Data hold high
Tsl	2.5ns	-	Data setup low
Thl	1.5ns	-	Data hold low

Table 8.7: Clock frequency

The diagram below shows the TRACECLK frequencies and the setup and hold timing of the trace signals with respect to TRACECLK.



Note: J-Trace supports half-rate clocking mode. Data is output on each edge of the TRACECLK signal and $\text{TRACECLK (max)} \leq 100\text{MHz}$. For half-rate clocking, the setup and hold times at the JTAG+Trace connector must be observed.

8.3 19-pin JTAG/SWD and Trace connector

J-Trace provides a JTAG/SWD+Trace connector. This connector is a 19-pin connector. It connects to the target via an 1-1 cable.

VTref	1 ● ● 2	SWDIO/TMS
GND	3 ● ● 4	SWCLK/TCK
GND	5 ● ● 6	SWO/TDO
---	7 ● ● 8	TDI
NC	9 ● ● 10	nRESET
5V-Supply	11 ● ● 12	TRACECLK
5V-Supply	13 ● ● 14	TRACEDATA[0]
GND	15 ● ● 16	TRACEDATA[1]
GND	17 ● ● 18	TRACEDATA[2]
GND	19 ● ● 20	TRACEDATA[3]

The following table lists the J-Link / J-Trace SWD pinout.

PIN	SIGNAL	TYPE	Description
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	SWDIO/TMS	I/O / output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of the target CPU.
4	SWCLK/TCK	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU.
6	SWO/TDO	Input	JTAG data output from target CPU. Typically connected to TDO of the target CPU.
---	---	---	This pin (normally pin 7) is not existent on the 19-pin JTAG/SWD and Trace connector.
8	TDI	Output	JTAG data input of target CPU.- It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.
9	NC	NC	Not connected inside J-Link. Leave open on target hardware.
10	nRESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
11	5V-Supply	Output	This pin can be used to supply power to the target hardware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 163.
12	TRACECLK	Input	Input trace clock. Trace clock = 1/2 CPU clock.
13	5V-Supply	Output	This pin can be used to supply power to the target hardware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 163.
14	TRACE-DATA[0]	Input	Input Trace data pin 0.
16	TRACE-DATA[1]	Input	Input Trace data pin 0.
18	TRACE-DATA[2]	Input	Input Trace data pin 0.
20	TRACE-DATA[3]	Input	Input Trace data pin 0.

Table 8.8: 19-pin JTAG/SWD and Trace pinout

Pins 3, 5, 15, 17, 19 are GND pins connected to GND in J-Trace CM3. They should also be connected to GND in the target system.

8.3.1 Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
<code>power on</code>	Switch target power on
<code>power off</code>	Switch target power off
<code>power on perm</code>	Set target power supply default to "on"
<code>power off perm</code>	Set target power supply default to "off"

Table 8.9: Command List

8.4 Adapters


8.4.1 JTAG isolator

J-Link JTAG Isolator can be connected between J-Link and any ARM target that uses the standard 20-pin JTAG-ARM connector to provide electrical isolation. This is essential when the development tools are not connected to the same ground as the application. It is also useful to protect the development tools from electrical spikes that often occur in some applications, such as motor control applications.

A 20-pin flat cable (supplied with J-Link) is needed to connect the target.


8.4.1.1 Power supply

Both sides, target and emulator, are totally isolated and separately powered. The target side draws power from pins 1 or 2, the emulator side draws power from pin 19.




8.4.1.2 Connecting the isolator to target and emulator

The Emulator side of the Isolator is plugged directly into the Emulator. The target side is connected to the target via a 20-pin flat cable. For more information about J-Link JTAG isolator, please refer to *UM08010*.



8.4.2 JTAG 14 pin adapter

An adapter is available to use J-Link / J-Trace with targets using this 14 pin 0.1" mating JTAG connector.



The following table shows the mapping between the 14 pin adapter and the standard 20 pin JTAG interface.

PIN	Signal	Pin no. on 20 pin JTAG
1	VTref	1
2	GND	GND
3	nTRST	3
4	GND	GND
5	TDI	5
6	GND	GND
7	TMS	7
8	GND	GND
9	TCK	9
10	GND	GND


Table 8.10: Mapping between the JTAG 14 pin adapter and 20 pin JTAG interface

PIN	Signal	Pin no. on 20 pin JTAG
11	TDO	13
12	RESET	15
13	VTref	1
14	GND	GND

Table 8.10: Mapping between the JTAG 14 pin adapter and 20 pin JTAG interface

8.4.3 5 Volt adapter

The 5V adapter extends the voltage range of J-Link / J-Trace (and other, pin-compatible JTAG probes) to 5V. Most targets have JTAG signals at voltage levels between 1.2V and 3.3V for J-Link and 3.0V up to 3.6V for J-Trace. These targets can be used with J-Link / J-Trace without a 5V adapter. Higher voltages are common primarily in the automotive sector.



Note: Since J-Link hardware revision 5.4 the 5V adapter is obsolete because 5V target interfaces are supported by J-Link.

8.4.3.1 Technical data


- 20 pin connector, female (plugs into J-Link / J-Trace)
- 20 pin connector male, for target ribbon cable
- LED shows power status
- Adapter is powered by target
- Power consumption < 20 mA Target supply voltage: 3.3V - 5V
- Maximum JTAG-frequency: 10 MHz

8.4.3.2 Compatibility note

The J-Link 5V adapter is compatible to J-Link revisions 4 or newer and J-Trace. Using an older revision of J-Link together with a 5V adapter will not output a reset signal to your target, because older J-Link versions were not able to drive high level on Reset and TRST to target. To actually determine if your J-Link is compatible to the 5V adapter, you may check whether J-Link outputs a reset signal (active high) to your target CPU.

8.4.3.3 Connecting the adapter to J-Link and target

The 5 Volt adapter should be plugged directly into J-Link / J-Trace with the 20-pin female connector. The target ribbon cable is then attached to the 20-pin male connector of the adapter. The picture below shows a J-Link with a connected 5-Volt adapter



Chapter 9

Background information

This chapter provides background information about JTAG and ARM. The ARM7 and ARM9 architecture is based on *Reduced Instruction Set Computer* (RISC) principles. The instruction set and the related decode mechanism are greatly simplified compared with microprogrammed *Complex Instruction Set Computer* (CISC).

9.1 JTAG

JTAG is the acronym for Joint Test Action Group. In the scope of this document, "the JTAG standard" means compliance with IEEE Standard 1149.1-2001.

9.1.1 Test access port (TAP)

JTAG defines a TAP (Test access port). The TAP is a general-purpose port that can provide access to many test support functions built into a component. It is composed as a minimum of the three input connections (TDI, TCK, TMS) and one output connection (TDO). An optional fourth input connection (nTRST) provides for asynchronous initialization of the test logic.

PIN	Type	Explanation
TCK	Input	The test clock input (TCK) provides the clock for the test logic.
TDI	Input	Serial test instructions and data are received by the test logic at test data input (TDI).
TMS	Input	The signal received at test mode select (TMS) is decoded by the TAP controller to control test operations.
TDO	Output	Test data output (TDO) is the serial output for test instructions and data from the test logic.
nTRST	Input (optional)	The optional test reset (nTRST) input provides for asynchronous initialization of the TAP controller.

Table 9.1: Test access port

9.1.2 Data registers

JTAG requires at least two data registers to be present: the bypass and the boundary-scan register. Other registers are allowed but are not obligatory.

Bypass data register

A single-bit register that passes information from TDI to TDO.

Boundary-scan data register

A test data register which allows the testing of board interconnections, access to input and output of components when testing their system logic and so on.


9.1.3 Instruction register

The instruction register holds the current instruction and its content is used by the TAP controller to decide which test to perform or which data register to access. It consist of at least two shift-register cells.

9.1.4 The TAP controller

The TAP controller is a synchronous finite state machine that responds to changes at the TMS and TCK signals of the TAP and controls the sequence of operations of the circuitry.

TAP controller state diagram



9.1.4.1 State descriptions

Reset

The test logic is disabled so that normal operation of the chip logic can continue unhindered. No matter in which state the TAP controller currently is, it can change into Reset state if TMS is high for at least 5 clock cycles. As long as TMS is high, the TAP controller remains in Reset state.

Idle

Idle is a TAP controller state between scan (DR or IR) operations. Once entered, this state remains active as long as TMS is low.

DR-Scan

Temporary controller state. If TMS remains low, a scan sequence for the selected data registers is initiated.

IR-Scan

Temporary controller state. If TMS remains low, a scan sequence for the instruction register is initiated.

Capture-DR

Data may be loaded in parallel to the selected test data registers.

Shift-DR

The test data register connected between TDI and TDO shifts data one stage towards the serial output with each clock.

Exit1-DR

Temporary controller state.

Pause-DR

The shifting of the test data register between TDI and TDO is temporarily halted.

Exit2-DR

Temporary controller state. Allows to either go back into Shift-DR state or go on to Update-DR.

Update-DR

Data contained in the currently selected data register is loaded into a latched parallel output (for registers that have such a latch). The parallel latch prevents changes at the parallel output of these registers from occurring during the shifting process.

Capture-IR

Instructions may be loaded in parallel into the instruction register.

Shift-IR

The instruction register shifts the values in the instruction register towards TDO with each clock.

Exit1-IR

Temporary controller state.

Pause-IR

Wait state that temporarily halts the instruction shifting.

Exit2-IR

Temporary controller state. Allows to either go back into Shift-IR state or go on to Update-IR.

Update-IR

The values contained in the instruction register are loaded into a latched parallel output from the shift-register path. Once latched, this new instruction becomes the current one. The parallel latch prevents changes at the parallel output of the instruction register from occurring during the shifting process.

9.2 The ARM core

The ARM7 family is a range of low-power 32-bit RISC microprocessor cores. Offering up to 130MIPs (Dhrystone2.1), the ARM7 family incorporates the Thumb 16-bit instruction set. The family consists of the ARM7TDMI, ARM7TDMI-S and ARM7EJ-S processor cores and the ARM720T cached processor macrocell.

The ARM9 family is built around the ARM9TDMI processor core and incorporates the 16-bit Thumb instruction set. The ARM9 Thumb family includes the ARM920T and ARM922T cached processor macrocells.

9.2.1 Processor modes

The ARM architecture supports seven processor modes.

Processor mode		Description
User	usr	Normal program execution mode.
System	sys	Runs privileged operating system tasks.
Supervisor	svc	A protected mode for the operating system.
Abort	abt	Implements virtual memory and/or memory protection.
Undefined	und	Supports software emulation of hardware coprocessors.
Interrupt	irq	Used for general-purpose interrupt handling.
Fast interrupt	fiq	Supports a high-speed data transfer or channel process.flash

Table 9.2: ARM processor modes

9.2.2 Registers of the CPU core

The CPU core has the following registers:

User/ System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt
R0					
R1					
R2					
R3					
R4					
R5					
R6					
R7					
R8					R8_fiq
R9					R9_fiq
R10					R10_fiq
R11					R11_fiq
R12					R12_fiq
R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq
R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq
PC					
CPSR					
	SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq

Table 9.3: Registers of the ARM core

= indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode.

The ARM core has a total of 37 registers:

- 31 general-purpose registers, including a program counter. These registers are 32 bits wide.
- 6 status registers. These are also 32 bits wide, but only 12 bits are allocated or need to be implemented.

Registers are arranged in partially overlapping banks, with a different register bank for each processor mode. At any time, 15 general-purpose registers (R0 to R14), one or two status registers, and the program counter are visible.

9.2.3 ARM / Thumb instruction set

An ARM core starts execution in ARM mode after reset or any type of exception. Most (but not all) ARM cores come with a secondary instruction set, called the Thumb instruction set. The core is said to be in `Thumb mode` if it is using the thumb instruction set. The Thumb instruction set consists of 16-bit instructions, whereas the ARM instruction set consists of 32-bit instructions. Thumb mode improves code density by approximately 35%, but reduces execution speed on systems with high memory bandwidth (because more instructions are required). On systems with low memory bandwidth, Thumb mode can actually be as fast or faster than ARM mode. Mixing ARM and Thumb code (interworking) is possible.

J-Link / J-Trace fully supports debugging of both modes without limitation.

9.3 EmbeddedICE

EmbeddedICE is a set of registers and comparators used to generate debug exceptions (such as breakpoints).

EmbeddedICE is programmed in a serial fashion using the ARM core controller. It consists of two real-time watchpoint units, together with a control and status register. You can program one or both watchpoint units to halt the execution of instructions by ARM core. Two independent registers, debug control and debug status, provide overall control of EmbeddedICE operation.

Execution is halted when a match occurs between the values programmed into EmbeddedICE and the values currently appearing on the address bus, data bus, and various control signals. Any bit can be masked so that its value does not affect the comparison.

Either of the two real-time watchpoint units can be configured to be a watchpoint (monitoring data accesses) or a breakpoint (monitoring instruction fetches). You can make watchpoints and breakpoints data-dependent.

EmbeddedICE is additional debug hardware within the core, therefore the EmbeddedICE debug architecture requires almost no target resources (for example, memory, access to exception vectors, and time).

9.3.1 Breakpoints and watchpoints

Breakpoints

A "breakpoint" stops the core when a selected instruction is executed. It is then possible to examine the contents of both memory (and variables).

Watchpoints

A "watchpoint" stops the core if a selected memory location is accessed. For a watchpoint (WP), the following properties can be specified:

- Address (including address mask)
- Type of access (R, R/W, W)
- Data (including data mask).

Software / hardware breakpoints

Hardware breakpoints are "real" breakpoints, using one of the 2 available watchpoint units to breakpoint the instruction at any given address. Hardware breakpoints can be set in any type of memory (RAM, ROM, flash) and also work with self-modifying code. Unfortunately, there is only a limited number of these available (2 in the EmbeddedICE). When debugging a program located in RAM, another option is to use software breakpoints. With software breakpoints, the instruction in memory is modified. This does not work when debugging programs located in ROM or flash, but has one huge advantage: The number of software breakpoints is not limited.

9.3.2 The ICE registers

The two watchpoint units are known as watchpoint 0 and watchpoint 1. Each contains three pairs of registers:

- address value and address mask
- data value and data mask
- control value and control mask

The following table shows the function and mapping of EmbeddedICE registers.

Register	Width	Function
0x00	3	Debug control
0x01	5	Debug status
0x04	6	Debug comms control register
0x05	32	Debug comms data register
0x08	32	Watchpoint 0 address value
0x09	32	Watchpoint 0 address mask
0x0A	32	Watchpoint 0 data value
0x0B	32	Watchpoint 0 data mask
0x0C	9	Watchpoint 0 control value
0x0D	8	Watchpoint 0 control mask
0x10	32	Watchpoint 1 address value
0x11	32	Watchpoint 1 address mask
0x12	32	Watchpoint 1 data value
0x13	32	Watchpoint 1 data mask
0x14	9	Watchpoint 1 control value
0x15	8	Watchpoint 1 control mask

Table 9.4: Function and mapping of EmbeddedICE registers

For more information about EmbeddedICE, see the technical reference manual of your ARM CPU. (www.arm.com)

9.4 Embedded Trace Macrocell (ETM)

Embedded Trace Macrocell (ETM) provides comprehensive debug and trace facilities for ARM processors. ETM allows to capture information on the processor's state without affecting the processor's performance. The trace information is exported immediately after it has been captured, through a special trace port.

Microcontrollers that include an ETM allow detailed program execution to be recorded and saved in real time. This information can be used to analyze program flow and execution time, perform profiling and locate software bugs that are otherwise very hard to locate. A typical situation in which code trace is extremely valuable, is to find out how and why a "program crash" occurred in case of a runaway program count.

A debugger provides the user interface to J-Trace and the stored trace data. The debugger enables all the ETM facilities and displays the trace information that has been captured. J-Trace is seamlessly integrated into the IAR Embedded Workbench® IDE. The advanced trace debugging features can be used with the IAR C-SPY debugger.

9.4.1 Trigger condition

The ETM can be configured in software to store trace information only after a specific sequence of conditions. When the trigger condition occurs the trace capture stops after a programmable period.

9.4.2 Code tracing and data tracing

Code trace

Code tracing means that the processor outputs trace data which contain information about the instructions that have been executed at last.

Data trace

Data tracing means that the processor outputs trace data about memory accesses (read / write access to which address and which data has been read / stored). In general, J-Trace supports data tracing, but it depends on the debugger if this option is available or not. Note that when using data trace, the amount of trace data to be captured rises enormously.

9.4.3 J-Trace integration example - IAR EWARM

In the following a sample integration of J-Trace and the trace functionality on the debugger side is shown. The sample is based on IAR's EWARM integration of J-Trace.

9.4.3.1 Code coverage - Disassembly tracing

The screenshot displays the IAR Embedded Workbench IDE interface. The top window shows the C source code for a main function, including comments and code for initializing the clock system, NVIC, and GPIO. The middle window shows the disassembled assembly code, with instructions like ADD, POP, BLE, LDR, MOV, and STR. The bottom window shows a trace table with columns for Index, Frame, Address, Opcode, Trace, and Comment. The trace table shows the execution of various instructions, including NVIC_SetVectorTable, NVIC_PriorityGroupConfig, and RCC_APB2PeriphClockCmd. The trace table also shows the execution of the main function, including the initialization of the clock system and the GPIO pins.

Index	Frame	Address	Opcode	Trace	Comment
003064	003382	0x0800889E	E004	B	??NVIC_SetVectorTable_3
003065	003383	0x080088AA	4807	LDR R0, [PC, #0x1C]	assert_param(IS_NVIC_OFFSET(Offset));
003066	003384	0x080088AC	4285	CMP R5, R0	??NVIC_SetVectorTable_21
003067	003385	0x080088AE	D304	BCC	??NVIC_SetVectorTable_4
003068	003386	0x0800888A	4804	LDR R0, [PC, #0x10]	??NVIC_SetVectorTable_41
003069	003387	0x0800888C	4028	ANDS R0, R0, R5	??NVIC_SetVectorTable_42
003070	003388	0x0800888E	4320	ORRS R0, R0, R4	??NVIC_SetVectorTable_43
003071	003389	0x080088C0	4904	LDR R1, [PC, #0x10]	??NVIC_SetVectorTable_44
003072	003390	0x080088C2	6809	LDR R1, [R1]	??NVIC_SetVectorTable_45
003073	003391	0x080088C4	6088	STR R0, [R1, #0x8]	??NVIC_SetVectorTable_46
003074	003392	0x080088C6	B031	POP {R0,R4,R5,PC}	??NVIC_SetVectorTable_47
003075	003393	0x080088C2	F44F	MOV R0, #0x300	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
003076	003394	0x080088FC	F001	BL	NVIC_PriorityGroupConfig
003077	003395	0x0800884C	B510	PUSH {R4,LR}	NVIC_PriorityGroupConfig;
003078	003396	0x0800884E	0004	MOV R4, R0	
003079	003397	0x08008850	F5B4	CMP R4, #0x700	assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
003080	003398	0x08008854	F5B4	CMP R4, #0x600	
003081	003399	0x08008856	F5B4	CMP R4, #0x500	
003082	003400	0x0800885A	F5B4	CMP R4, #0x400	
003083	003401	0x0800885C	F5B4	CMP R4, #0x300	
003084	003402	0x08008860	F5B4	CMP R4, #0x200	
003085	003403	0x08008862	F5B4	CMP R4, #0x100	
003086	003404	0x08008866	F5B4	CMP R4, #0x000	
003087	003405	0x08008868	F5B4	CMP R4, #0x300	
003088	003406	0x0800886C	F5B4	CMP R4, #0x400	
003089	003407	0x0800886E	E004	B	??NVIC_PriorityGroupConfig_0;
003090	003408	0x0800887A	F8F0	LDR.W R0, [PC, #0x58]	??NVIC_PriorityGroupConfig_2
003091	003409	0x0800887E	6800	LDR R0, [R0]	??NVIC_PriorityGroupConfig_3
003092	003410	0x08008880	4901	LDR R1, [PC, #0x4]	??NVIC_PriorityGroupConfig_4
003093	003411	0x08008882	4321	ORRS R1, R1, R4	??NVIC_PriorityGroupConfig_5
003094	003412	0x08008884	60C1	STR R1, [R0, #0xC]	??NVIC_PriorityGroupConfig_6
003095	003413	0x08008886	B010	POP {R4,PC}	??NVIC_PriorityGroupConfig_7
003096	003414	0x080088CA	4876	LDR R0, [PC, #0x108]	SystemTick_SetReload(300000);

9.4.3.2 Code coverage - Source code tracing

The screenshot displays the IAR Embedded Workbench IDE interface for source code tracing. It is divided into three main sections:

- Source Code (Top):** Shows the C source code for a file named 'stm32f10x_nvic.c'. Lines 193-240 are visible, including functions like 'NVIC_Init()', 'NVIC_PriorityGroupConfig()', and 'RCC_APB2PeriphClockCmd()'. Line 209 is highlighted in red.
- Disassembly (Middle):** Shows the assembly code corresponding to the source code. Instructions such as 'RCC_GetFlagStatus(u8)', 'CLK_Init() + 66', and 'NVIC_SetVectorTable' are visible. Line 080BF02 is highlighted in red.
- Trace Table (Bottom):** A table showing the execution flow. The columns are Index, Frame, Address, Opcode, Trace, and Comment. The trace starts at index 002368 and ends at 003096, showing a sequence of function calls and operations. The final entry is 'main() + 34'.

Index	Frame	Address	Opcode	Trace	Comment
002368	002686	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002403	002721	0x0800BEE6	2800	CLK_Init() + 66	
002407	002725	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002442	002760	0x0800BEE6	2800	CLK_Init() + 66	
002446	002764	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002481	002799	0x0800BEE6	2800	CLK_Init() + 66	
002485	002803	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002520	002838	0x0800BEE6	2800	CLK_Init() + 66	
002524	002842	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002559	002877	0x0800BEE6	2800	CLK_Init() + 66	
002563	002881	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002598	002916	0x0800BEE6	2800	CLK_Init() + 66	
002602	002920	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002637	002955	0x0800BEE6	2800	CLK_Init() + 66	
002641	002959	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002676	002994	0x0800BEE6	2800	CLK_Init() + 66	
002680	002998	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002715	003033	0x0800BEE6	2800	CLK_Init() + 66	
002719	003037	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002754	003072	0x0800BEE6	2800	CLK_Init() + 66	
002758	003076	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002793	003111	0x0800BEE6	2800	CLK_Init() + 66	
002797	003115	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002832	003150	0x0800BEE6	2800	CLK_Init() + 66	
002836	003154	0x0800B5A4	B510	RCC_GetFlagStatus(u8)	
002871	003189	0x0800BEE6	2800	CLK_Init() + 66	
002875	003193	0x0800B3C8	B510	RCC_USBCLKConfig(u32)	
002883	003201	0x0800BEC8	F44F	CLK_Init() + 76	
002885	003203	0x0800B3C8	B510	RCC_ADCLKConfig(u32)	
002906	003224	0x0800BEE0	2000	CLK_Init() + 84	
002908	003226	0x0800B37C	B510	RCC_PCLK2Config(u32)	
002923	003241	0x0800BEE6	F44F	CLK_Init() + 90	
002925	003243	0x0800B334	B510	RCC_PCLK3Config(u32)	
002942	003260	0x0800BEE0	2000	CLK_Init() + 98	
002944	003262	0x0800B2E4	B510	RCC_HCLKConfig(u32)	
002959	003277	0x0800BEE4	2002	CLK_Init() + 104	
002961	003279	0x0800D70C	B510	FLASH_SetLatency(u32)	
002985	003303	0x0800BEE4	2000	CLK_Init() + 110	
002987	003305	0x0800D746	B510	FLASH_HalfCycleAccessCmd(u32)	
003009	003327	0x0800BEE0	2010	CLK_Init() + 116	
003011	003329	0x0800D77C	B510	FLASH_PrefetchBufferCmd(u32)	
003031	003349	0x0800BEE6	2002	CLK_Init() + 122	
003033	003351	0x0800B2AC	B510	RCC_SYSClkConfig(u32)	
003053	003371	0x0800BEEC	B001	CLK_Init() + 128	
003054	003372	0x0800BF88	2100	main() + 16	
003057	003375	0x0800B09C	B578	NVIC_SetVectorTable(u32, u32)	
003075	003393	0x0800BF8C	F44F	main() + 26	
003077	003395	0x0800B04C	B510	NVIC_PriorityGroupConfig(u32)	
003096	003414	0x0800BFCA	4876	main() + 34	

The screenshot displays the IAR Embedded Workbench IDE interface. The main window shows assembly code for the function `NVIC_PriorityGroupConfig`. The code includes comments in German describing the function's purpose: "Konfiguriert die Prioritätengruppierung: Pre-emption Priority und Subpriorität." It lists input parameters for priority groups 0 through 4 and their respective bit lengths. The code also includes assertions for parameter validity and calls to `NVIC_Init`. The assembly window on the right shows the corresponding machine code, including instructions like `MOVSB`, `CMPEQ`, and `BEQ`. At the bottom, a trace window shows a list of instructions with columns for Index, Frame, Address, Opcode, Trace, and Comment. The trace shows the execution of the `NVIC_PriorityGroupConfig` function, with the current instruction highlighted in yellow.

9.5 Embedded Trace Buffer (ETB)

The ETB is a small, circular on-chip memory area where trace information is stored during capture. It contains the data which is normally exported immediately after it has been captured from the ETM. The buffer can be read out through the JTAG port of the device once capture has been completed. No additional special trace port is required, so that the ETB can be read via J-Link. The trace functionality via J-Link is limited by the size of the ETB. While capturing runs, the trace information in the buffer will be overwritten every time the buffer size has been reached.

```

J-Link ARM
SEGGER J-Link Commander V3.72c ('?' for help)
Compiled Jul  4 2007 20:17:14
DLL version V3.72c, compiled Jul  4 2007 20:17:09
Firmware: J-Link compiled Jun 14 2007 14:36:33 ARM Rev.5
Hardware: V5.30
S/N : 1
Feature(s) : RDI, FlashBP, FlashDL, JFlash, GDB
UTarget = 3.119U
JTAG speed: 30 kHz
Info: CP15.0.0: 0x41069264: ARM, Architecture 5TEJ
Info: CP15.0.1: 0x1D192192: ICache: 32kB (4*256*32), DCache: 32kB (4*256*32)
Found 2 JTAG devices, Total IRLen = 8:
  Id of device #0: 0x1B900F0F
  Id of device #1: 0x17900F0F
Found ARM with core Id 0x17900F0F (ARM9)
  ETM V1.3: 8 pairs addr.comp, 8 data comp, 16 MM decs, 4 counters, sequencer
  ETB V1.0: 2048x24 bit RAM
J-Link>eth
ETB is present.
ID register      (ETB[0x001]) : 1B900F0F
RAM depth       (ETB[0x011]) : 00000800
RAM width       (ETB[0x021]) : 00000018
Status          (ETB[0x031]) : 00000008
RAM data        (ETB[0x041]) : 00CBB1B7
RAM read pointer (ETB[0x051]) : 00000000
RAM write pointer (ETB[0x061]) : 00000000
Trigger counter (ETB[0x071]) : 00000000
Control         (ETB[0x081]) : 00000000
J-Link>

```

The result of the limited buffer size is that not more data can be traced than the buffer can hold. Through this limitation is an ETB not in every case an fully-fledged alternative to the direct access to an ETM via J-Trace.

9.6 Flash programming

J-Link / J-Trace comes with a DLL, which allows - amongst other functionalities - reading and writing RAM, CPU registers, starting and stopping the CPU, and setting breakpoints. The standard DLL does not have API functions for flash programming. However, the functionality offered can be used to program the flash. In that case, a flashloader is required.

9.6.1 How does flash programming via J-Link / J-Trace work?

This requires extra code. This extra code typically downloads a program into the RAM of the target system, which is able to erase and program the flash. This program is called RAM code and "knows" how to program the flash; it contains an implementation of the flash programming algorithm for the particular flash. Different flash chips have different programming algorithms; the programming algorithm also depends on other things such as endianness of the target system and organization of the flash memory (for example 1 * 8 bits, 1 * 16 bits, 2 * 16 bits or 32 bits). The RAM code requires data to be programmed into the flash memory. There are 2 ways of supplying this data: Data download to RAM or data download via DCC.

9.6.2 Data download to RAM

The data (or part of it) is downloaded to an other part of the RAM of the target system. The Instruction pointer (R15) of the CPU is then set to the start address of the Ram code, the CPU is started, executing the RAM code. The RAM code, which contains the programming algorithm for the flash chip, copies the data into the flash chip. The CPU is stopped after this. This process may have to be repeated until the entire data is programmed into the flash.

9.6.3 Data download via DCC

In this case, the RAM code is started as described above before downloading any data. The RAM code then communicates with the host computer (via DCC, JTAG and J-Link / J-Trace), transferring data to the target. The RAM code then programs the data into flash and waits for new data from the host. The WriteMemory functions of J-Link / J-Trace are used to transfer the RAM code only, but not to transfer the data. The CPU is started and stopped only once. Using DCC for communication is typically faster than using WriteMemory for RAM download because the overhead is lower.

9.6.4 Available options for flash programming

There are different solutions available to program internal or external flashes connected to ARM cores using J-Link / J-Trace. The different solutions have different fields of application, but of course also some overlap.

9.6.4.1 J-Flash - Complete flash programming solution

J-Flash is a stand-alone Windows application, which can read / write data files and program the flash in almost any ARM system. J-Flash requires an extra license from SEGGER.

9.6.4.2 JLinkArmFlash.dll - A DLL with flash programming capabilities

An enhanced version of the JLinkARM.DLL, which has add. API functions. The additional API functions allow loading and programming a data file. This DLL comes with a sample executable, as well as the source code of this executable and a project file.

This can be an interesting option if you want to write your own programs for production purposes. This DLL also requires an extra license from SEGGER; contact us for more information.

Output of Sample program:

```
SEGGER JLinkARMFlash for ST STR710FR2T6 V1.00.00
Compiled 11:16:22 on May  4 2005.
```

```
This program and the DLL are (c) Copyright 2005 SEGGER, www.segger.com
```

```
Connecting to J-Link
Resetting target
Loading data file... 1060 bytes loaded.
Erasing required sectors... O.K. - Completed after 0.703 sec
Programming... O.K. - Completed after 0.031 sec
Verifying... O.K. - Completed after 0.031 sec
```

9.6.4.3 RDI flash loader: Allows flash download from any RDI-compliant tool chain

RDI, (Remote debug interface) is a standard for "debug transfer agents" such as J-Link. It allows using J-Link from any RDI compliant debugger. RDI by itself does not include download to flash. To debug in flash, you need to somehow program your application program (debuggee) into the flash. You can use J-Flash for this purpose, use the flash loader supplied by the debugger company (if they supply a matching flash loader) or use the flash loader integrated in the J-Link RDI software. The RDI software as well as the RDI flash loader require licenses from SEGGER.

9.6.4.4 Flash loader of compiler / debugger vendor such as IAR

A lot of debuggers (some of them integrated into an IDE) come with their own flash loaders. The flash loaders can of course be used if they match your flash configuration, which is something that needs to be checked with the vendor of the debugger.

9.6.4.5 Write your own flash loader

Implement your own flash loader using the functionality of the JLinkARM.dll as described above. This can be a time consuming process and requires in-depth knowledge of the flash programming algorithm used as well as of the target system.

9.7 J-Link / J-Trace firmware

The heart of J-Link / J-Trace is a microcontroller. The firmware is the software executed by the microcontroller inside of the J-Link / J-Trace. The J-Link / J-Trace firmware sometimes needs to be updated. This firmware update is performed automatically as necessary by the JLinkARM.dll.

9.7.1 Firmware update

Every time you connect to J-Link / J-Trace, JLinkARM.dll checks if its embedded firmware is newer than the one used the J-Link / J-Trace. The DLL will then update the firmware automatically. This process takes less than 3 seconds and does not require a reboot.

It is recommended that you always use the latest version of JLinkARM.dll.

```

SEGGER J-Link Commander V2.68.01. '?' for help.
Compiled 14:02:49 on Oct 25 2005.
Updating firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5
Replacing firmware: J-Link compiled NOV 17 2005 16:12:19 ARM Rev.5
... Firmware update successful. CRC=5EF3
Waiting for new firmware to boot
DLL version V2.70a, compiled Oct 25 2005 14:02:40
Firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5
Hardware: V5.00
S/N :
UTarget = 0.0000
Speed set to 30 kHz
J-Link>

```

In the screenshot:

- The red box identifies the new firmware.
- The green box identifies the old firmware which has been replaced.

9.7.2 Invalidating the firmware

Downdating J-Link / J-Trace is not performed automatically through an old JLinkARM.dll. J-Link / J-Trace will continue using its current, newer firmware when using older versions of the JLinkARM.dll.

Note: Downdating J-Link / J-Trace is not recommended, you do it at your own risk!

Note: Note also the firmware embedded in older versions of JLinkARM.dll might not execute properly with newer hardware versions.

To downgrade J-Link / J-Trace, you need to invalidate the current J-Link / J-Trace firmware, using the command `exec InvalidateFW`.


```

SEGGER J-Link Commander V2.74.01. '?' for help.
Compiled 10:17:23 on Nov 25 2005.
DLL version V2.74b, compiled Nov 25 2005 10:17:13
Firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5
Hardware: V5.00
S/N :
UTarget = 0.0000
Speed set to 30 kHz
J-Link>exec invalidatefw
Info: Updating firmware: J-Link compiled NOV 17 2005 16:12:19 ARM Rev.5
Info: Replacing firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5
Info: ... Firmware update successful. CRC=CD83
Info: Waiting for new firmware to boot
J-Link>

```

In the screenshot, the red box contains information about the formerly used J-Link / J-Trace firmware version.

Use an application (for example JLink.exe) which uses the desired version of JLinkARM.dll. This automatically replaces the invalidated firmware with its embedded firmware.



```
JLink.exe
SEGGER J-Link Commander V2.68.01. '?' for help.
Compiled 14:02:49 on Oct 25 2005.
Updating firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5
Replacing firmware: J-Link compiled NOV 17 2005 16:12:19 ARM Rev.5
... Firmware update successful. CRC=5EF3
Waiting for new firmware to boot
DLL version V2.70a, compiled Oct 25 2005 14:02:40
Firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5
Hardware: U5.00
S/N : 
Utarget = 0.0000
Speed set to 30 kHz
J-Link>
```

In the screenshot:

- The red box identifies the new firmware.
- The green box identifies the old firmware which has been replaced.

Chapter 10

Designing the target board for trace

This chapter describes the hardware requirements which have to be met by the target board.

10.1 Overview of high-speed board design

Failure to observe high-speed design rules when designing a target system containing an ARM Embedded Trace Macrocell (ETM) trace port can result in incorrect data being captured by J-Trace. You must give serious consideration to high-speed signals when designing the target system.

The signals coming from an ARM ETM trace port can have very fast rise and fall times, even at relatively low frequencies.

Note: These principles apply to all of the trace port signals (TRACEPKT[0:15], PIPESTAT[0:2], TRACESYNC), but special care must be taken with TRACECLK.

10.1.1 Avoiding stubs

Stubs are short pieces of track that tee off from the main track carrying the signal to, for example, a test point or a connection to an intermediate device. Stubs cause impedance discontinuities that affect signal quality and must be avoided.

Special care must therefore be taken when ETM signals are multiplexed with other pin functions and where the PCB is designed to support both functions with differing tracking requirements.

10.1.2 Minimizing Signal Skew (Balancing PCB Track Lengths)

You must attempt to match the lengths of the PCB tracks carrying all of TRACECLK, PIPESTAT, TRACESYNC, and TRACEPKT from the ASIC to the mictor connector to within approximately 0.5 inches (12.5mm) of each other. Any greater differences directly impact the setup and hold time requirements.

10.1.3 Minimizing Crosstalk

Normal high-speed design rules must be observed. For example, do not run dynamic signals parallel to each other for any significant distance, keep them spaced well apart, and use a ground plane and so forth. Particular attention must be paid to the TRACECLK signal. If in any doubt, place grounds or static signals between the TRACECLK and any other dynamic signals.

10.1.4 Using impedance matching and termination

Termination is almost certainly necessary, but there are some circumstances where it is not required. The decision is related to track length between the ASIC and the JTAG+Trace connector, see *Terminating the trace signal* on page 189 for further reference.

10.2 Terminating the trace signal

To terminate the trace signal, you can choose between three termination options:

- Matched impedance
- Series (source) termination
- DC parallel termination.

Matched impedance

Where available, the best termination scheme is to have the ASIC manufacturer match the output impedance of the driver to the impedance of the PCB track on your board. This produces the best possible signal.

Series (source) termination

This method requires a resistor fitted in series with signal. The resistor value plus the output impedance of the driver must be equal to the PCB track impedance.

DC parallel termination

This requires either a single resistor to ground, or a pull-up/pull-down combination of resistors (Thevenin termination), fitted at the end of each signal and as close as possible to the JTAG+Trace connector. If a single resistor is used, its value must be set equal to the PCB track impedance. If the pull-up/pull-down combination is used, their resistance values must be selected so that their parallel combination equals the PCB track impedance.

Caution:

At lower frequencies, parallel termination requires considerably more drive capability from the ASIC than series termination and so, in practice, DC parallel termination is rarely used.

10.2.1 Rules for series terminators

Series (source) termination is the most commonly used method. The basic rules are:

1. The series resistor must be placed as close as possible to the ASIC pin (less than 0.5 inches).
2. The value of the resistor must equal the impedance of the track minus the output impedance of the output driver. So for example, a 50 PCB track driven by an output with a 17 impedance, requires a resistor value of 33.
3. A source terminated signal is only valid at the end of the signal path. At any point between the source and the end of the track, the signal appears distorted because of reflections. Any device connected between the source and the end of the signal path therefore sees the distorted signal and might not operate correctly. Care must be taken not to connect devices in this way, unless the distortion does not affect device operation.

10.3 Signal requirements

The table below lists the specifications that apply to the signals as seen at the JTAG+Trace connector.

Signal	Value
Fmax	200MHz
Ts setup time (min.)	2.0ns
Th hold time (min.)	1.0ns
TRACECLK high pulse width (min.)	1.5ns
TRACECLK high pulse width (min.)	1.5ns

Table 10.1: Signal requirements

Chapter 11

Support and FAQs

This chapter contains troubleshooting tips together with solutions for common problems which might occur when using J-Link / J-Trace. There are several steps you can take before contacting support. Performing these steps can solve many problems and often eliminates the need for assistance. This chapter also contains a collection of frequently asked questions (FAQs) with answers.


11.1 Measuring download speed

11.1.1 Test environment

JLink.exe has been used for measurement performance. The hardware consisted of:

- PC with 2.6 GHz Pentium 4, running Win2K
- USB 2.0 port
- USB 2.0 hub
- J-Link
- Target with ARM7 running at 50MHz.

Below is a screenshot of JLink.exe after the measurement has been performed.



```
C:\Program Files\SEGGER\JLinkARM_V386\JLink.exe
SEGGER J-Link Commander V3.86 <'?' for help>
Compiled Jun 27 2008 19:42:43
DLL version V3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM V6 compiled Jun 27 2008 18:35:51
Hardware: V6.00
S/N : 1
UTarget = 3.274U
JTAG speed: 5 kHz
Info: TotalIRLen = 4, IRPrint = 0x01
Found 1 JTAG device, Total IRLen = 4:
  Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F <ARM7>
J-Link>speed 12000
JTAG speed: 12000 kHz
J-Link>testwspeed
Speed test: Writing 8 * 128kb into memory @ address 0x00000000 .....
128 kByte written in 185ms ! <706.6 kb/sec>
J-Link>
```


11.2 Troubleshooting

11.2.1 General procedure

If you experience problems with J-Link / J-Trace, you should follow the steps below to solve these problems:

1. Close all running applications on your host system.
2. Disconnect the J-Link / J-Trace device from USB.
3. Disable power supply on the target.
4. Re-connect J-Link / J-Trace with the host system (attach USB cable).
5. Enable power supply on the target.
6. Try your target application again. If the problem remains continue the following procedure.
7. Close all running applications on your host system again.
8. Disconnect the J-Link / J-Trace device from USB.
9. Disable power supply on the target.
10. Re-connect J-Link / J-Trace with the host system (attach the USB cable).
11. Enable power supply on the target.
12. Start `JLink.exe`.
13. If `JLink.exe` displays the J-Link / J-Trace serial number and the target processor's core ID, the J-Link / J-Trace is working properly and cannot be the cause of your problem.
14. If `JLink.exe` is unable to read the target processor's core ID you should analyze the communication between your target and J-Link / J-Trace with a logic analyzer or oscilloscope. Follow the instructions in section 11.3.
15. If the problem persists and you own an original product (not an OEM version), see section *Contacting support* on page 196.

11.2.2 Typical problem scenarios

J-Link / J-Trace LED is off

Meaning:

The USB connection does not work.

Remedy:

Check the USB connection. Try to re-initialize J-Link / J-Trace by disconnecting and reconnecting it. Make sure that the connectors are firmly attached. Check the cable connections on your J-Link / J-Trace and the host computer. If this does not solve the problem, check if your cable is defect. If the USB cable is ok, try a different host computer.

J-Link / J-Trace LED is flashing at a high frequency

Meaning:

J-Link / J-Trace could not be enumerated by the USB controller.

Most likely reasons:

- a.) Another program is already using J-Link / J-Trace.
- b.) The J-Link USB driver does not work correctly.

Remedy:

- a.) Close all running applications and try to reinitialize J-Link / J-Trace by disconnecting and reconnecting it.
- b.) If the LED blinks permanently, check the correct installation of the J-Link USB driver. Deinstall and reinstall the driver as shown in chapter *Setup* on page 47.

J-Link/J-Trace does not get any connection to the target**Most likely reasons:**

- a.) The JTAG cable is defective.
- b.) The target hardware is defective.

Remedy:


Follow the steps described in section 11.2.1.

11.3 Signal analysis

The following screenshots show the data flow of the startup and ID communication between J-Link / J-Trace and the target device.

11.3.1 Start sequence

This is the signal sequence output by J-Link / J-Trace at start of `JLink.exe`. It should be used as reference when tracing potential J-Link / J-Trace related hardware problems.



The sequence consists of the following sections:


- 5 clocks: TDI low, TMS high. Brings TAP controller into RESET state
- 1 clock: TDI low, TMS low: Brings TAP controller into IDLE state
- 2 clocks: TDI low, TMS high: Brings TAP controller into IR-SCAN state
- 2 clocks: TDI low, TMS low: Brings TAP controller into SHIFT-IR state
- 32 clocks: TMS low, TDI: 0x05253000 (lsb first): J-Link Signature as IR data
- 240 clocks: TMS low, last clock high, TDI high: Bypass command
- 1 clock: TDI low, TMS high: Brings TAP controller into UPDATE-IR state.

J-Link / J-Trace checks the output of the device (output on TDO) for the signature to measure the IR length. For ARM7 / ARM9 chips, the IR length is 4, which means TDO shifts out the data shifted in on TDI with 4 clock cycles delay. If you compare the screenshot with your own measurements, the signals of TCK, TMS, TDI, and TDO should be identical.

Note that the TDO signal is undefined for the first 10 clocks, since the output is usually tristated and the signal level depends on external components connected to TDO, such as pull-up or pull-down.

Zoom-in

The next screenshot shows the first 6 clock cycles of the screenshot above. For the first 5 clock cycles, TMS is high (Resulting in a TAP reset). TMS changes to low with the falling edge of TCK. At this time the TDI signal is low. Your signals should be identical. Signal rise and fall times should be shorter than 100ns.



11.3.2 Troubleshooting

If your measurements of TCK, TMS and TDI (the signals output by J-Link / J-Trace) differ from the results shown, disconnect your target hardware and test the output of TCK, TMS and TDI without a connection to a target, just supplying voltage to J-Link's/J-Trace's JTAG connector: VCC at pin 1; GND at pin 4.

11.4 Contacting support

Before contacting support, make sure you tried to solve your problem by following the steps outlined in section *General procedure* on page 193. You may also try your J-Link / J-Trace with another PC and if possible with another target system to see if it works there. If the device functions correctly, the USB setup on the original machine or your target hardware is the source of the problem, not J-Link / J-Trace.

If you need to contact support, send the following information to support@segger.com:

- A detailed description of the problem
- J-Link/J-Trace serial number
- Output of `JLink.exe` if available
- Your findings of the signal analysis
- Information about your target hardware (processor, board, etc.).

J-Link / J-Trace is sold directly by SEGGER or as OEM-product by other vendors. We can support only official SEGGER products.

11.5 Frequently Asked Questions

Supported CPUs

- Q: Which CPUs are supported?
 A: J-Link / J-Trace should work with any ARM7/9 and Cortex-M3 core. For a list of supported cores, see section *Supported CPU cores* on page 30.

Maximum JTAG speed

- Q: What is the maximum JTAG speed supported by J-Link / J-Trace?
 A: J-Link's/J-Trace's maximum supported JTAG speed is 12MHz.

Maximum download speed

- Q: What is the maximum download speed?
 A: The maximum download speed is currently about 720 Kbytes/second when downloading into RAM; Communication with a RAM-image via DCC can be still faster. However, the actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

ICE register access

- Q: Can I access individual ICE registers via J-Link / J-Trace?
 A: Yes, you can access all individual ICE registers via J-Link / J-Trace.

Using J-Link in my application

- Q: I want to write my own application and use J-Link / J-Trace. Is this possible?
 A: Yes. We offer a dedicated Software Developer Kit (SDK). See section *J-Link Software Developer Kit (SDK)* on page 73 for further information.

Using DCC with J-Link

- Q: Can I use J-Link / J-Trace to communicate with a running target via DCC?
 A: Yes. The DLL includes functions to communicate via DCC. However, you can also program DCC communication yourself by accessing the relevant ICE registers through J-Link / J-Trace.

Read status of JTAG pins

- Q: Can J-Link / J-Trace read back the status of the JTAG pins?
 A: Yes, the status of all pins can be read. This includes the outputs of J-Link / J-Trace as well as the supply voltage, which can be useful to detect hardware problems on the target system.

Advantage of more expensive JTAG probes

- Q: J-Link / J-Trace is quite inexpensive. What is the advantage of some more expensive JTAG probes?
 A: Some of the more expensive JTAG probes offered by other manufacturers support higher download speeds or an ethernet interface. The functionality is similar, there is no real advantage of using more expensive probes. J-Link / J-Trace is a suitable solution for the majority of development tasks as well as for production purposes. Some features that are available for J-Link / J-Trace, such as a DLL, exposing the full functionality of the emulator, flash download and flash breakpoints are not available for most of these emulators.

J-Link support of ETM

- Q: Does J-Link support the Embedded Trace Macrocell (ETM)?
 A: No. ETM requires another connection to the ARM chip and a CPU with built-in ETM. Most current ARM7 / ARM9 chips do not have ETM built-in.

J-Link support of ETB

- Q: Does J-Link support the Embedded Trace Buffer (ETB)?
 A: Yes. J-Link supports ETB. Most current ARM7 / ARM9 chips do not have ETB built-in.
 Q: Why does J-Link / J-Trace - in contrast to most other JTAG emulators for ARM cores - not require the user to specify a cache clean area?

A: J-Link / J-Trace handles cache cleaning directly through JTAG commands. Unlike other emulators, it does not have to download code to the target system. This makes setting up J-Link / J-Trace easier. Therefore, a cache clean area is not required.

Registers on ARM 7 / ARM 9 targets

Q: I'm running `J-Link.exe` in parallel to my debugger, on an ARM 7 target. I can read memory okay, but the processor registers are different. Is this normal?

A: If memory on an ARM 7/9 target is read or written the processor registers are modified. When memory read or write operations are performed, J-Link preserves the register values before they are modified. The register values shown in the debugger's register window are the preserved ones. If now a second instance, in this case `J-Link.exe`, reads the processor registers, it reads the values from the hardware, which are the modified ones. This is why it shows different register values.

Chapter 12

Glossary

This chapter describes important terms used throughout this manual.

Adaptive clocking

A technique in which a clock signal is sent out by J-Link / J-Trace. J-Link / J-Trace waits for the returned clock before generating the next clock pulse. The technique allows the J-Link / J-Trace interface unit to adapt to differing signal drive capabilities and differing cable lengths.

Application Program Interface

A specification of a set of procedures, functions, data structures, and constants that are used to interface two or more software components together.

Big-endian

Memory organization where the least significant byte of a word is at a higher address than the most significant byte. See Little-endian.

Cache cleaning

The process of writing dirty data in a cache to main memory.

Coprocessor

An additional processor that is used for certain operations, for example, for floating-point math calculations, signal processing, or memory management.

Dirty data

When referring to a processor data cache, data that has been written to the cache but has not been written to main memory is referred to as dirty data. Only write-back caches can have dirty data because a write-through cache writes data to the cache and to main memory simultaneously. See also cache cleaning.

Dynamic Linked Library (DLL)

A collection of programs, any of which can be called when needed by an executing program. A small program that helps a larger program communicate with a device such as a printer or keyboard is often packaged as a DLL.

Embedded Trace Macrocell (ETM)

ETM is additional hardware provided by debuggable ARM processors to aid debugging with trace functionality.

Embedded Trace Buffer (ETB)

ETB is a small, circular on-chip memory area where trace information is stored during capture.

EmbeddedICE

The additional hardware provided by debuggable ARM processors to aid debugging.

Halfword

A 16-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Host

A computer which provides data and other services to another computer. Especially, a computer providing debugging services to a target being debugged.

ICache

Instruction cache.

ICE Extension Unit

A hardware extension to the EmbeddedICE logic that provides more breakpoint units.

ID

Identifier.

IEEE 1149.1

The IEEE Standard which defines TAP. Commonly (but incorrectly) referred to as JTAG.

Image

An executable file that has been loaded onto a processor for execution.

In-Circuit Emulator (ICE)

A device enabling access to and modification of the signals of a circuit while that circuit is operating.

Instruction Register

When referring to a TAP controller, a register that controls the operation of the TAP.

IR

See Instruction Register.

Joint Test Action Group (JTAG)

The name of the standards group which created the IEEE 1149.1 specification.

Little-endian

Memory organization where the least significant byte of a word is at a lower address than the most significant byte. See also Big-endian.

Memory coherency

A memory is coherent if the value read by a data read or instruction fetch is the value that was most recently written to that location. Obtaining memory coherency is difficult when there are multiple possible physical locations that are involved, such as a system that has main memory, a write buffer, and a cache.

Memory management unit (MMU)

Hardware that controls caches and access permissions to blocks of memory, and translates virtual to physical addresses.

Memory Protection Unit (MPU)

Hardware that controls access permissions to blocks of memory. Unlike an MMU, an MPU does not translate virtual addresses to physical addresses.

Multi-ICE

Multi-processor EmbeddedICE interface. ARM registered trademark.

RESET

Abbreviation of System Reset. The electronic signal which causes the target system other than the TAP controller to be reset. This signal is also known as "nSRST", "nSYSRST", "nRST", or "nRESET" in some other manuals. See also nTRST.

nTRST

Abbreviation of TAP Reset. The electronic signal that causes the target system TAP controller to be reset. This signal is known as nICERST in some other manuals. See also nSRST.

Open collector

A signal that may be actively driven LOW by one or more drivers, and is otherwise passively pulled HIGH. Also known as a "wired AND" signal.

Processor Core

The part of a microprocessor that reads instructions from memory and executes them, including the instruction fetch unit, arithmetic and logic unit, and the register bank. It excludes optional coprocessors, caches, and the memory management unit.

Program Status Register (PSR)

Contains some information about the current program and some information about the current processor state. Often, therefore, also referred to as Processor Status Register.

Also referred to as Current PSR (CPSR), to emphasize the distinction to the Saved PSR (SPSR). The SPSR holds the value the PSR had when the current function was called, and which will be restored when control is returned.

Remapping

Changing the address of physical memory or devices after the application has started executing. This is typically done to make RAM replace ROM once the initialization has been done.

Remote Debug Interface (RDI)

RDI is an open ARM standard procedural interface between a debugger and the debug agent. The widest possible adoption of this standard is encouraged.

RTCK

Returned TCK. The signal which enables Adaptive Clocking.

RTOS

Real Time Operating System.

Scan Chain

A group of one or more registers from one or more TAP controllers connected between TDI and TDO, through which test data is shifted.

Semihosting

A mechanism whereby the target communicates I/O requests made in the application code to the host system, rather than attempting to support the I/O itself.

SWI

Software Interrupt. An instruction that causes the processor to call a programmer-specified subroutine. Used by ARM to handle semihosting.

TAP Controller

Logic on a device which allows access to some or all of that device for test purposes. The circuit functionality is defined in IEEE1149.1.

Target

The actual processor (real silicon or simulated) on which the application program is running.

TCK

The electronic clock signal which times data on the TAP data lines TMS, TDI, and TDO.

TDI

The electronic signal input to a TAP controller from the data source (upstream). Usually, this is seen connecting the J-Link / J-Trace Interface Unit to the first TAP controller.

TDO

The electronic signal output from a TAP controller to the data sink (downstream). Usually, this is seen connecting the last TAP controller to the J-Link / J-Trace Interface Unit.

Test Access Port (TAP)

The port used to access a device's TAP Controller. Comprises TCK, TMS, TDI, TDO, and nTRST (optional).

Transistor-transistor logic (TTL)

A type of logic design in which two bipolar transistors drive the logic output to one or zero. LSI and VLSI logic often used TTL with HIGH logic level approaching +5V and LOW approaching 0V.

Watchpoint

A location within the image that will be monitored and that will cause execution to stop when it changes.

Word

A 32-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Chapter 13

Literature and references

This chapter lists documents, which we think may be useful to gain deeper understanding of technical details.

Reference	Title	Comments
[ETM]	Embedded Trace Macrocell™ Architecture Specification, ARM IHI 0014J	This document defines the ETM standard, including signal protocol and physical interface. It is publicly available from ARM (www.arm.com).
[RVI]	RealView® ICE and RealView Trace User Guide, ARM DUI 0155C	This document describes ARM's realview ice emulator and requirements on the target side. It is publicly available from ARM (www.arm.com).

Table 13.1: Literature and References

Index

Numerics

5 volt adapter 166

A

Adaptive clocking 200

Application Program Interface 200

ARM

Processor modes 173

Registers 173

Thumb instruction set 174

B

Big-endian 200

C

Cache cleaning 200

Coprocessor 200

D

Dirty data 200

Dynamic Linked Library (DLL) 200

E

Embedded Trace Buffer (ETB) 181, 200

Embedded Trace Macrocell (ETM) .. 177, 200

EmbeddedICE 175, 200

H

Halfword 200

Host 200

I

ICache 200

ICE Extension Unit 200

ID 201

IEEE 1149.1 201

Image 201

In-Circuit Emulator 201

Instruction Register 201

IR 201

J

J-Flash ARM 67

J-Link

Adapters 164

Developer Pack DLL 73

Supported chips 118–119

J-Link ARM Flash DLL 73

J-Link Commander 62

J-Link GDB Server 69

J-Link RDI 68

J-Link STR9 Commander 63

J-Link TCP/IP Server 65

J-Mem Memory Viewer 66

Joint Test Action Group (JTAG) 201

JTAG 170

TAP controller 171

JTAG 14 pin adapter 165

JTAGLoad 73

L

Little-endian 201

M

Memory coherency 201

Memory management unit (MMU) 201

Memory Protection Unit (MPU) 201

Multi-ICE 201

N

nTRST 152, 201

O

Open collector 201

P

Processor Core 202

Program Status Register (PSR) 202

R

RDI Support 68

Remapping	202
Remote Debug Interface (RDI)	202
RESET	201
RTCK	202
RTOS	202

S

Scan Chain	202
Semihosting	202
SetDbgPowerDownOnClose	111
SetSysPowerDownOnIdle	112
Support	191, 199
Supported flash devices	121, 128
SWI	202

T

Tabs	96
TAP Controller	202
Target	202
TCK	152, 202
TDI	152, 202
TDO	152, 203
Test Access Port (TAP)	203
Transistor-transistor logic (TTL)	203

W

Watchpoint	175, 203
Word	203