IAR J-Link and IAR J-Trace

User Guide



JTAG Emulators for **ARM Cores**

COPYRIGHT NOTICE

© Copyright 2006-2010 IAR Systems AB.

No part of this document may be reproduced without the prior written consent of IAR Systems AB. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

DISCLAIMER

The information in this document is subject to change without notice and does not represent a commitment on any part of IAR Systems. While the information contained herein is assumed to be accurate, IAR Systems assumes no responsibility for any errors or omissions.

In no event shall IAR Systems, its employees, its contractors, or the authors of this document be liable for special, direct, indirect, or consequential damage, losses, costs, charges, claims, demands, claim for lost profits, fees, or expenses of any nature or kind.

TRADEMARKS

IAR Systems, IAR Embedded Workbench, C-SPY, visualSTATE, From Idea To Target, IAR KickStart Kit, IAR PowerPac, IAR YellowSuite, IAR Advanced Development Kit, IAR, and the IAR Systems logotype are trademarks or registered trademarks owned by IAR Systems AB. J-Link is a trademark licensed to IAR Systems AB.

Microsoft and Windows are registered trademarks of Microsoft Corporation.

Intel and Pentium are registered trademarks and XScale a trademark of Intel Corporation.

ARM and Thumb are registered trademarks of Advanced RISC Machines Ltd.

All other product names are trademarks or registered trademarks of their respective owners.

EDITION NOTICE

Third edition: July 2010

Part number: J-Link/J-TraceARM-3

Internal reference: IMAE

Preface

Welcome to the IAR J-Link and IAR J-Trace User Guide for JTAG Emulators for ARM Cores.

About this guide

This guide provides an overview over the major features of J-Link and J-Trace, gives you some background information about JTAG, ARM and Tracing in general and describes J-Link and J-Trace related software packages. Finally, the chapter *Support and FAQs* on page 119 helps to troubleshoot common problems.

For simplicity, we will refer to J-Link ARM as J-Link in this manual.

For simplicity, we will refer to J-Link ARM Pro as J-Link Pro in this manual.

TYPOGRAPHIC CONVENTIONS

This manual uses the following typographic conventions:

Style	Used for
Keyword	Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames).
Reference	Reference to chapters, tables and figures or other documents.
GUIElement	Buttons, dialog boxes, menu names, menu commands.

Table 1: Typographic conventions

Literature and references

To gain deeper understanding of technical details, see:

Reference	Title	Comments
[ETM]	Embedded Trace Macrocell™ Architecture Specification, ARM IHI 0014J	This document defines the ETM standard, including signal protocol and physical interface. It is publicly available from ARM (www.arm.com).

Table 2: Literature and references

Table of Contents

Preface	3
About this guide	3
Typographic conventions	3
Literature and references	3
Introduction	11
Requirements	11
Supported OS	
J-Link / J-Trace models	
Model comparison	
J-Link ARM	13
J-Link Ultra	16
J-Link ARM Lite	17
J-Trace ARM	19
J-Trace for Cortex-M3	20
Common features of the J-Link product family	22
Supported CPU cores	22
Upcoming supported cores	23
Licensing	25
Introduction	
Software components requiring a license	
License types	
Built-in license	
Key-based license	
Device-based license	
Legal use of original J-Link software	
Products	
J-Link	
J-Link Ultra	28
J-Trace	28
IAR: J-Link Lite	29
J-Link OBs	
Illegal Clones	29
Setup	31
Installing the J-Link ARM software and documentation pack	
Setup procedure	
Setting up the USB interface	
Verifying correct driver installation	
Uninstalling the J-Link USB driver	
J-Link and J-Trace related software	
•	
J-Link related software	
J-Link software and documentation package	
J-Link software and documentation package in detail	
J-Link Commander (Command line tool)	
J-Link STR91x Commander (Command line tool)	
J-Link STM32 Commander (Command line tool) J-Mem Memory Viewer	
J-MEIII MEIHOLY VIEWEL	

	J-Flash ARM (Program flash memory via JTAG)	37
Us	ing the J-LinkARM.dll	38
	What is the JLinkARM.dll?	38
	Updating the DLL	38
	Determining the version of JLinkARM.dll	39
	Determining which DLL is used by a program	40
Working	; with J-Link and J-Trace	41
Co	nnecting the target system	41
	Power-on sequence	
	Verifying target device connection	41
	Problems	41
Inc	licators	41
	Main indicator	41
	Input indicator	42
	Output indicator	43
JΤ	AG interface	43
	Multiple devices in the scan chain	43
	Sample configuration dialog boxes	44
	Determining values for scan chain configuration	45
	JTAG Speed	46
SV	VD interface	46
	SWD speed	46
	SWO	46
Mu	llti-core debugging	47
	How multi-core debugging works	48
	Using multi-core debugging in detail	49
	Things you should be aware of	50
Co	nnecting multiple J-Links / J-Traces to your PC	51
	How does it work?	51
	Configuring multiple J-Links / J-Traces	52
	Connecting to a J-Link / J-Trace with non default USB-Address	53
J-L	ink control panel	53
	Tabs	53
Re	set strategies	58
	Strategies for ARM 7/9 devices	58
	Strategies for Cortex-M devices	60
Us	ing DCC for memory access	61
	What is required?	61
	Target DCC handler	61
	Target DCC abort handler	61
J-L	ink script files	62
	Supported commands	62
	Executing J-Link script files	64
Co	mmand strings	
	List of available commands	
	Using command strings	
	itching off CPU clock during debug	
Ca	che handling	
	Cache coherency	71

	Cache clean area	72
	Cache handling of ARM7 cores	72
	Cache handling of ARM9 cores	72
Flash o	download and flash breakpoints	
ı	Introduction	73
I	Licensing	73
9	Supported devices	75
ı	Using flash download and flash breakpoints	83
	IAR Embedded Workbench	83
Device	e specifics	85
	Analog Devices	85
	ADuC7xxx	85
	ATMEL	86
	AT91SAM7	86
	AT91SAM9	88
	Freescale	88
	MAC71x	
ı	Luminary Micro	
	Unlocking LM3Sxxx devices	
	Stellaris LM3S100 Series	90
	Stellaris LM3S300 Series	90
	Stellaris LM3S600 Series	
	Stellaris LM3S800 Series	
	Stellaris LM3S2000 Series	
	Stellaris LM3S6100 Series	
	Stellaris LM3S6400 Series	
	Stellaris LM3S6700 Series	
	Stellaris LM3S6900 Series	
	NXP	
•	LPC	
	OKI	
	ML67Q40x	
9	ST Microelectronics	94
	STR 71x	95
	STR 73x	95
	STR 75x	95
	STR91x	95
	STM32	95
	Texas Instruments	96
	TMS470	96
Target	interfaces and adapters	97
•	20-pin JTAG/SWD connector	
	Pinout for JTAG	
	Pinout for SWD	99
:	38-pin Mictor JTAG and Trace connector	
	Connecting the target hoard	101

Pinout	102
Assignment of trace information pins between ETM architecture versions	103
Trace signals	103
19-pin JTAG/SWD and Trace connector	104
Target power supply	105
Adapters	105
Background information	107
JTAG	107
Test access port (TAP)	
Data registers	
Instruction register	
The TAP controller	
Embedded Trace Macrocell (ETM)	109
Trigger condition	
Code tracing and data tracing	109
J-Trace integration - IAR EWARM	110
Embedded Trace Buffer (ETB)	
Flash programming	
How does flash programming via J-Link / J-Trace work?	114
Data download to RAM	114
Data download via DCC	115
Available options for flash programming	115
J-Link / J-Trace firmware	115
Firmware update	115
Invalidating the firmware	115
Designing the target board for trace	117
Overview of high-speed board design	117
Avoiding stubs	
Minimizing Signal Skew (Balancing PCB Track Lengths)	117
Minimizing Crosstalk	117
Using impedance matching and termination	117
Terminating the trace signal	117
Rules for series terminators	118
Signal requirements	118
Support and FAQs	119
Measuring download speed	119
Test environment	
Troubleshooting	
General procedure	
Typical problem scenarios	
Signal analysis	
Start sequence	
Troubleshooting	121
Contacting support	122
Frequently Asked Questions	122
Glossary	125
Literature and references	129

Introduction

This chapter gives a short overview about J-Link and J-Trace.

Requirements

Host System

To use J-Link or J-Trace you need a host system running Windows 2000 or later. For a list of all operating systems which are supported by J-Link, refer to *Supported OS* on page 11.

Target System

A target system with a supported CPU is required.

You should make sure that the emulator you are looking at supports your target CPU. For more information about which J-Link features are supported by each emulator, please refer to *Model comparison* on page 12.

Supported OS

J-Link can be used on the following operating systems:

- Microsoft Windows 2000
- Microsoft Windows XP
- Microsoft Windows XP x64
- Microsoft Windows 2003
- Microsoft Windows 2003 x64
- Microsoft Windows Vista
- Microsoft Windows Vista x64
- Windows 7
- Windows 7 x64

J-Link / J-Trace models

J-Link / J-Trace is available in different variations, each designed for different purposes / target devices. Currently, the following models of J-Link / J-Trace are available:

- J-Link ARM
- J-Link Ultra
- J-Trace ARM
- J-Trace for Cortex-M3

In the following, the different J-Link / J-Trace models are described and the changes between the different hardware versions of each model are listed. To determine the hardware version of your J-Link / J-Trace, the first step should be to look at the label at the bottom side of the unit. J-Links / J-Traces have the hardware version printed on the back label.

If this is not the case with your J-Link / J-Trace, start JLink . exe. As part of the initial message, the hardware version is displayed.

```
Link C:\Program Files\SEGGER\JLinkARM_V402d\JLink.exe

SEGGER J-Link Commander U4.82d ('?' for help)
Compiled Mar 12 2009 15:39:38

DLL version U4.82d, compiled Mar 12 2009 15:39:15

Firmware: J-Link ARM U8 compiled Mar 12 2009 15:28:03

Hardware: U8.00
S/N: 1
UTarget = 0.000U
JTAG speed: 5 kHz
J-Link>_
```

MODEL COMPARISON

The following tables show the features which are included in each J-Link / J-Trace model.

Hardware features

	J-Link	J-Trace CM-3	J-Trace
USB	yes	yes	yes
Ethernet	no	no	no
Supported cores	ARM7/9/11, Cortex- M0/M1/M3	ARM 7/9 (no tracing), Cortex-M3	ARM 7/9
JTAG	yes	yes	yes
SWD	yes	yes	no
SWO	yes	yes	no
ETM Trace	no	yes	yes

Software features

Software features are features implemented in the software primarily on the host. Software features can either come with the J-Link or be added later using a license string.

	J-Link	J-Trace CM-3	J-Trace
Flash breakpoints ²	yes(opt)	yes(opt)	yes(opt)

¹ Most IDEs come with its own flashloaders, so in most cases this feature is not essential for debugging your applications in flash. The J-Link flash download (FlashDL) feature is mainly used in debug environments where the debugger does not come with an own flashloader (e.g. the GNU Debugger). For more information about how flash download via FlashDL works, please refer to *Flash download and flash breakpoints* on page 73.

² In order to use the flash breakpoints with J-Link no additional license for flash download is required. The flash breakpoint feature allows setting an unlimited number of breakpoints even if the application program is not located in RAM, but in flash memory. Without this feature, the number of breakpoints which can be set in flash is limited to the number of hardware breakpoints (typically two for ARM 7/9, six for Cortex-M3) For more information about flash breakpoints, please refer to *Flash download and flash breakpoints* on page 73.

J-LINK ARM

J-Link is a JTAG emulator designed for ARM cores. It connects via USB to a PC running Microsoft Windows 2000 or later. For a complete list of all operating systems which are supported, refer to *Supported OS* on page 11. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

Additional features

- Direct download into flash memory of most popular microcontrollers supported
- Full-speed USB 2.0 interface
- Serial Wire Debug supported *
- Serial Wire Viewer supported *
- Download speed up to 720 KBytes/second **
- JTAG speed up to 12 MHz
- RDI interface available, which allows using J-Link with RDI compliant software
- * = Supported since J-Link hardware version 6
- ** = Measured with J-Link Rev.5, ARM7 @ 50 MHz, 12MHz JTAG speed.



Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Link ARM. All values are valid for J-Link ARM hardware version 8.

General	
Supported OS	Microsoft Windows 2000
	Microsoft Windows XP
	Microsoft Windows XP x64
	Microsoft Windows 2003
	Microsoft Windows 2003 x64 Microsoft Windows Vista
	Microsoft Windows Vista x64
	Windows 7
	Windows 7 x64
Electromagnetic compatibility (EMC)	EN 55022, EN 55024
Operating temperature	+5°C +60°C
Storage temperature	-20°C +65 °C
Relative humidity (non-condensing)	Max. 90% rH
Mechanical	
Size (without cables)	100mm x 53mm x 27mm
Weight (without cables)	70g
Available interfaces	
USB interface	USB 2.0, full speed
Target interface	JTAG 20-pin
	(14-pin adapter available)
JTAG/SWD Interface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.
Target interface voltage (V _{IF})	1.2V 5V
Target supply voltage	4.5V 5V (if powered with 5V on USB)
Target supply current	Max. 300mA
Reset Type	Open drain. Can be pulled low or tristated.
Reset low level output voltage (V _{OL})	$V_{OL} \le 10\%$ of V_{IF}
For the whole target voltage range (1.8V <= V _{IF} <= 5V)	
LOW level input voltage (V _{IL})	$V_{\rm IL}$ <= 40% of $V_{\rm IF}$
HIGH level input voltage (V _{IH})	$V_{IH} >= 60\%$ of V_{IF}
For I.8V <= V _{IF} <= 3.6V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	$V_{OL} \le 10\%$ of V_{IF}
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	$V_{OH} >= 90\%$ of V_{IF}
For 3.6 <= V _{IF} <= 5V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	$V_{OL} \le 20\%$ of V_{IF}
HIGH level output voltage (V_{OH}) with a load of 10 kOhm	$V_{OH} >= 80\%$ of V_{IF}
TAG/SWD Interface, Timing	
SWO sampling frequency	Max. 6 MHz
Data input rise time (T _{rdi})	T _{rdi} <= 20ns
Data input fall time (T _{fdi})	T _{fdi} <= 20ns
	T _{rdo} <= 10ns
Data output rise time (T _{rdo})	
Data output rise time (T_{rdo}) Data output fall time (T_{fdo})	T _{fdo} <= 10ns
	$T_{fdo} \le 10 \text{ns}$ $T_{rc} \le 10 \text{ns}$

Table 3: J-Link ARM specifications

Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7	ARM9	Cortex-M3
пагимаге	via JTAG	via JTAG	via SWD
J-Link Rev. 6 — 8	720 Kbytes/s (I2MHz JTAG)	550 Kbytes/s	180 Kbytes/s
		(12MHz JTAG)	(12 MHz SWD)

Table 4: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 119.

The actual speed depends on various factors, such as JTAG/SWD, clock speed, host CPU core etc.

Hardware versions

Versions 1-4

Obsolete.

Version 5.0

Identical to version 4.0 with the following exception:

- Uses a 32-bit RISC CPU.
- Maximum download speed (using DCC) is over 700 Kbytes/second.
- JTAG speed: Maximum JTAG frequency is 12 MHz; possible JTAG speeds are:

48 MHz / n, where n is 4, 5, ..., resulting in speeds of:

12.000 MHz (n = 4)

9.600 MHz (n = 5)

8.000 MHz (n = 6)

6.857 MHz (n = 7)

6.000 MHz (n = 8)

5.333 MHz (n = 9)

4.800 MHz (n = 10)

• Supports adaptive clocking.

Version 5.2

Identical to version 5.0 with the following exception:

• Target interface: RESET is open drain

Version 5.3

Identical to version 5.2 with the following exception:

• 5V target supply current limited

5V target supply (pin 19) of Kick-Start versions of J-Link is current monitored and limited. J-Link automatically switches off 5V supply in case of over-current to protect both J-Link and host computer. Peak current (<= 10 ms) limit is 1A, operating current limit is 300mA.

Version 5.4

Identical to version 5.3 with the following exception:

• Supports 5V target interfaces.

Version 6.0

Identical to version 5.4 with the following exception:

- Outputs can be tristated (Effectively disabling the JTAG interface)
- Supports SWD interface.
- SWD speed: Software implementation. 4 MHz maximum SWD speed.
- J-Link supports SWV (Speed limited to 500 kHz)

Version 7.0

Identical to version 6.0 with the following exception:

• Uses an additional pin to the UART unit of the target hardware for SWV support (Speed limited to 6 MHz).

Version 8.0

Identical to version 7.0 with the following exception:

• SWD support for non-3.3V targets.

J-LINK ULTRA

J-Link Ultra is a JTAG/SWD emulator designed for ARM/Cortex and other supported CPUs. It is fully compatible to the standard J-Link and works with the same PC software. Based on the highly optimized and proven J-Link, it offers even higher speed as well as target power measurement capabilities due to the faster CPU, built-in FPGA and High speed USB interface. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003, Windows Vista or Windows 7. J-Link Ultra has a built-in 20-pin JTAG/SWD connector.

Additional features

- Fully compatible to the standard J-Link
- Very high performance for all supported CPU cores
- Hi-Speed USB 2.0 interface
- Serial Wire Debug (SWD) supported
- Serial Wire Viewer (SWV) supported
- SWV: UART and Manchester encoding supported
- SWO sampling frequencies up to 25 MHz
- Target power can be supplied
- Target power consumption can be measured with high accuracy. External ADC can be connected via SPI

Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Link Ultra. All values are valid for J-Link Ultra hardware version 1.

Note:Some specifications, especially speed, are likely to be improved in the future with newer versions of the J-Link software (freely available).

General		
Supported OS	Microsoft Windows 2000	
	Microsoft Windows XP	
	Microsoft Windows XP x64	
	Microsoft Windows 2003	
	Microsoft Windows 2003 x64	
	Microsoft Windows Vista	
	Microsoft Windows Vista x64	
	Windows 7	
	Windows 7 x64	
Electromagnetic compatibility (EMC)	EN 55022, EN 55024	
Operating temperature	+5°C +60°C	
Storage temperature	-20°C +65 °C	
Relative humidity (non-condensing)	Max. 90% rH	
Mechanical		
Size (without cables)	100mm x 53mm x 27mm	
Weight (without cables)	73g	
Available interfaces		
USB interface	USB 2.0, Hi-Speed	
Table 5: J-Link Ultra specifications		

User Guide

Target interface JTAG/SWD 20-pin

External (SPI) analog power measurement interface 4-pin (Pins 14, 16, 18 and 20 of the 20-pin JTAG/SWD

interface)

	interface)
TAG/SWD Interface, Electrical	
Target interface voltage (V _{IF})	1.8V 5V
Target supply voltage	4.5V 5V
Target supply current	Max. 300mA
Reset Type	Open drain. Can be pulled low or tristated.
Reset low level output voltage (V _{OL})	$V_{OL} \le 10\%$ of V_{IF}
For the whole target voltage range (I.8V <= V _{IF} <= 5V)	
LOW level input voltage (V _{IL})	$V_{\rm IL}$ <= 40% of $V_{\rm IF}$
HIGH level input voltage (V _{IH})	$V_{IH} >= 60\%$ of V_{IF}
For I.8V <= V _{IF} <= 3.6V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	$V_{OL} \le 10\%$ of V_{IF}
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	$V_{OH} >= 90\%$ of V_{IF}
For 3.6 <= V _{IF} <= 5V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	$V_{OL} \le 20\%$ of V_{IF}
HIGH level output voltage (V_{OH}) with a load of 10 kOhm	$V_{OH} >= 80\%$ of V_{IF}
JTAG/SWD Interface, Timing	
SWO sampling frequency	Max. 25 MHz
Data input rise time (T _{rdi})	T _{rdi} <= 20ns
Data input fall time (T_{fdi})	T _{fdi} <= 20ns
Data output rise time (T_{rdo})	T _{rdo} <= 10ns
Data output fall time (T _{fdo})	T _{fdo} <= 10ns
Clock rise time (T_{rc})	T _{rc} <= 10ns
Clock fall time (T _{fc})	T _{fc} <= 10ns
Analog power measurement interface	
Sampling frequency	50 kHz
Resolution	I mA
External (SPI) analog interface	
SPI frequency	Max. 4 MHz
Samples/sec	Max. 50000
Resolution	Max. 16-bit
Table 5: I-Link Ultra specifications	


Table 5: J-Link Ultra specifications

J-LINK ARM LITE

J-Link ARM Lite is a fully functional OEM-version of the J-Link ARM debug probe, which is available with an IAR KickStart Kit only.

Additional features

- Very small form factor
- Fully software compatible to J-Link ARM
- Any ARM7/ARM9/ARM11, Cortex-M0/M1/M3 core supported
- JTAG clock up to 4 MHz
- SWD, SWO supported for Cortex-M devices
- Flash download into supported MCUs
- Standard 20-pin 0.1 inch JTAG connector (compatible to J-Link ARM)



Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Link ARM Lite. All values are valid for J-Link ARM hardware version 8.

General	
Supported OS	Microsoft Windows 2000
	Microsoft Windows XP
	Microsoft Windows XP x64
	Microsoft Windows 2003
	Microsoft Windows 2003 x64
	Microsoft Windows Vista
	Microsoft Windows Vista x64 Windows 7
	Windows 7 x64
Electromagnetic compatibility (EMC)	EN 55022, EN 55024
Operating temperature	+5°C +60°C
Storage temperature	-20°C +65 °C
Relative humidity (non-condensing)	Max. 90% rH
Size (without cables)	28mm x 26mm x 7mm
Weight (without cables)	6 g
Mechanical	
USB interface	USB 2.0, full speed
Target interface	JTAG 20-pin
	(14-pin adapter available)
JTAG/SWD Interface, Electrical	
Power supply	USB powered
	Max. 50mA + Target Supply current.
Target interface voltage (V _{IF})	3.3V (5V tolerant)
Target supply voltage	4.5V 5V (if powered with 5V on USB)
Target supply current	Max. 300mA
LOW level input voltage (V_{IL})	Max. 40% of V _{IF}
HIGH level input voltage (V_{IH})	Min. 60% of $V_{\rm IF}$
JTAG/SWD Interface, Timing	
Data input rise time (T_{rdi})	Max. 20ns
Data input fall time (T _{fdi})	Max. 20ns
Data output rise time (T_{rdo})	Max. 10ns
Data output fall time (T _{fdo})	Max. 10ns
Clock rise time (T _{rc})	Max. 10ns
Clock fall time (T _{fc})	Max. 10ns
Data output rise time (T_{rdo}) Data output fall time (T_{fdo}) Clock rise time (T_{rc})	Max. IOns Max. IOns Max. IOns

Table 6: J-Link ARM Lite specifications

J-TRACE ARM

J-Trace is a JTAG emulator designed for ARM cores which includes trace (ETM) support. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Trace has a built-in 20-pin JTAG connector and a built in 38-pin JTAG+Trace connector, which are compatible to the standard 20-pin connector and 38-pin connector defined by ARM.

Power Grad Trace Trace Trace TAG-TRACE TAG-TRACE TAG-TRACE

Additional features

- Supports tracing on ARM7/9 targets
- Download speed up to 420 Kbytes/second *
- DCC speed up to 600 Kbytes/second *
- * = Measured with J-Trace, ARM7 @ 50 MHz, 12MHz JTAG speed.

Specifications for J-Trace

General	
Supported OS	Microsoft Windows 2000
	Microsoft Windows XP
	Microsoft Windows XP x64
	Microsoft Windows 2003
	Microsoft Windows 2003 x64
	Microsoft Windows Vista
	Microsoft Windows Vista x64
	Windows 7
Electromagnetic Compatibility (EMC)	EN 55022, EN 55024
Operating Temperature	+5°C +40°C
Storage Temperature	-20°C +65 °C
Relative Humidity (non-condensing)	<90% rH
Size (without cables)	123mm x 68mm x 30mm
Weight (without cables)	120g
Mechanical	
USB Interface	USB 2.0, full speed
Target Interface	JTAG 20-pin (14-pin adapter available)
	JTAG+Trace: Mictor, 38-pin
JTAG/SWD Interface, Electrical	
Power Supply	USB powered < 300mA
Serial Transfer Rate between J-Trace and Target	up to 12 MHz
Supported Target Voltage	3.0 - 3.6 V (5V adapter available)

Table 7: J-Trace specifications

Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7 via JTAG	ARM9 via JTAG
J-Trace Rev. I	420.0 Kbytes/s	280.0 Kbytes/s
	(I2MHz JTAG)	(I2MHz JTAG)

Table 8: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 119.

The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

Hardware versions

Version 1

This J-Trace uses a 32-bit RISC CPU. Maximum download speed is approximately 420 KBytes/second (600 KBytes/second using DCC).

J-TRACE FOR CORTEX-M3

J-Trace for Cortex-M3 is a JTAG/SWD emulator designed for Cortex-M3 cores which includes trace (ETM) support. J-Trace for Cortex-M3 can also be used as a J-Link and it also supports ARM7/9 cores. Tracing on ARM7/9 targets is not supported.



Additional features

- Has all the J-Link functionality
- Supports tracing on Cortex-M3 targets

Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Trace for Cortex-M3. All values are valid for the latest hardware version of J-Trace for Cortex-M3.

General		
Supported OS	Microsoft Windows 2000	
	Microsoft Windows XP	
	Microsoft Windows XP x64	
	Microsoft Windows 2003	
	Microsoft Windows 2003 x64	
	Microsoft Windows Vista	
	Microsoft Windows Vista x64	
	Windows 7	
	Windows 7 x64	
Electromagnetic compatibility (EMC)	EN 55022, EN 55024	
Operating temperature	+5°C +60°C	
Storage temperature	-20°C +65 °C	
Relative humidity (non-condensing)	Max. 90% rH	
Size (without cables)	123mm x 68mm x 30mm	
Weight (without cables)	120g	
Mechanical		
USB interface	USB 2.0, full speed	
Target interface	JTAG 20-pin	
	(14-pin adapter available)	

Table 9: J-Trace for Cortex-M3 specifications

Power supply	USB powered
	Max. 50mA + Target Supply current.
Target interface voltage (V _{IF})	1.2V 5V
Target supply voltage	4.5V 5V (if powered with 5V on USB)
Target supply current	Max. 300mA
LOW level input voltage (V _{IL})	Max. 40% of V _{IF}
HIGH level input voltage (V _{IH})	Min. 60% of V_{IF}
JTAG/SWD Interface, Timing	
Data input rise time (T _{rdi})	Max. 20ns
Data input fall time (T _{fdi})	Max. 20ns
Data output rise time (T _{rdo})	Max. 10ns
Data output fall time (T _{fdo})	Max. 10ns
Clock rise time (T _{rc})	Max. 10ns
Clock fall time (T _{fc})	Max. 10ns
Trace Interface, Electrical	
Power supply	USB powered
	Max. 50mA + Target Supply current.
Target interface voltage (V _{IF})	1.2V 5V
Voltage interface low pulse (V _{IL})	Max. 40% of V _{IF}
Voltage interface high pulse (V _{IH})	Min. 60% of V_{IF}
Trace Interface, Timing	
TRACECLK low pulse width (T _{wl})	Min. 2ns
TRACECLK high pulse width (T _{wh})	Min. 2ns
Data rise time (T _{rd})	Max. 3ns
Data fall time (T _{fd})	Max. 3ns
Clock rise time (T _{rc})	Max. 3ns
Clock fall time (T _{fc})	Max. 3ns

Table 9: J-Trace for Cortex-M3 specifications

Download speed

Data hold time (T_h)

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	Cortex-M3 via SWD
J-Trace Rev. I	190 Kbytes/s (12MHz SWD)

Min. 2ns

Table 10: Download speed differences between hardware revisions

The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

Hardware versions

Version 2

Obsolete.

Version 3.1

Identical to version 2.0 with the following exceptions:

- Hi-Speed USB
- Voltage range for trace signails extended to 1.2 3.3 V
- Higher download speed

Common features of the J-Link product family

- USB 2.0 interface (Full-Speed/Hi-Speed, depends on J-Link model)
- Any ARM7/9/11 (including thumb mode), Cortex-M0/M1/M3 core supported
- Automatic core recognition
- Maximum JTAG speed 12/25 MHz (depends on J-Link model)
- Seamless integration into the IAR Embedded Workbench® IDE
- No power supply required, powered through USB
- Support for adaptive clocking
- All JTAG signals can be monitored, target voltage can be measured
- Support for multiple devices
- Fully plug and play compatible
- Standard 20-pin JTAG connector, standard 38-pin JTAG+Trace connector
- USB and 20-pin ribbon cable included
- Memory viewer (J-Mem) included
- Flash programming software (J-Flash) available
- Full integration with the IAR C-SPY® debugger; advanced debugging features available from IAR C-SPY debugger.
- 14-pin JTAG adapter available
- J-Link 19-pin Cortex-M Adapter available
- J-Link 9-pin Cortex-M Adapter available
- Adapter for 5V JTAG targets available for hardware revisions up to 5.3
- Optical isolation adapter for JTAG/SWD interface available
- Target power supply via pin 19 of the JTAG/SWD interface (up to 300 mA to target with overload protection)

Supported CPU cores

J-Link / J-Trace has been tested with the following cores, but should work with any ARM7/9/11 and Cortex-M0/M1/M3 core. If you experience problems with a particular core, do not hesitate to contact Segger.

- ARM7TDMI (Rev 1)
- ARM7TDMI (Rev 3)
- ARM7TDMI-S (Rev 4)
- ARM720T
- ARM920T
- ARM922T
- ARM926EJ-S
- ARM946E-S
- ARM966E-S
- ARM1136JF-S
- ARM1136J-S
- ARM1156T2-S
- ARM1156T2F-S
- ARM1176JZ-S
- ARM1176JZF
- ARM1176JZF-S
- Cortex-M0
- Cortex-M1
- Cortex-M3

UPCOMING SUPPORTED CORES

- Cortex-A8/A9
- Cortex-R4
- X-Scale

Licensing

This chapter describes the different license types of J-Link related software and the legal use of the J-Link software.

Introduction

J-Link functionality can be enhanced by flash download and flash breakpoints (FlashBP). The flash breakpoint feature does not come with J-Link and needs an additional licenses. In the following the licensing options of the software will be explained.

Software components requiring a license

There are different software components which need an additional license:

• Flash breakpoints (FlashBP)

In the following the licensing procedure and license types of the flash breakpoint feature are explained

License types

For each of the software components which requires an additional license, there are three types of licenses:

Built-in License

This type of license is easiest to use. The customer does not need to deal with a license key. The software automatically finds out that the connected J-Link contains the built-in license(s). This is the type of license you get if you order J-Link and the license at the same time, typically in a bundle.

Key-based license

This type of license is used if you already have a J-Link, but want to enhance its functionality by using flash breakpoints. In addition to that, the key-based license is used for trial licenses. To enable this type of license you need to obtain a license key. This license key has to be added to the J-Link license management. How to enter a license key is described in detail in *Licensing* on page 73. Every license can be used on different PCs, but only with the J-Link the license is for. This means that if you want to use flash breakpoints with other J-Links, every J-Link needs a license.

Device-based license

The device-based license comes with the J-Link software and is available for some devices. For a complete list of devices which have built-in licenses, please refer to *Device list* on page 26. The device-based license has to be activated via the debugger. How to activate a device-based license is described in detail in the section *Activating a device-based license* on page 26.

BUILT-IN LICENSE

This type of license is easiest to use. The customer does not need to deal with a license key. The software automatically finds out that the connected J-Link contains the built-in license(s). To check what licenses the used J-Link have, simply open the J-Link commander (JLink.exe). The J-Link commander finds and lists all of the J-Link's licenses automatically, as can be seen in the screenshot below.

```
SEGGER J-Link Commander U3.78d ('?' for help)
Compiled Jan 16 2008 19:55:48
DLL version U3.78d, compiled Jan 16 2008 19:55:31
Firmware: J-Link ARM U6 compiled Jan 21 2008 16:01:17
Hardware: U6.00
S/N:
Feature(s): RDI, FlashBP, FlashDL
UTarget = 3.306U
Info: TotallRLen = 17, IRPrint = 0x001129
JTAG speed: 30 kHz
Info: CP15.0.0: 0x41259660: ARM, Architecure 5TE
Info: J-Link: ARM9, 966 core
Found 3 JTAG devices, Total IRLen = 17:
Id of device #1: 0x204578041
Id of device #1: 0x25966041
Id of device #2: 0x24578041
Found ARM with core Id 0x25966041 (ARM9)
ETM U1.3: 1 pairs addr.comp, 0 data comp, 4 MM decs, 1 counters
J-Link>
```

KEY-BASED LICENSE


When using a key-based license, a license key is required in order to enable the J-Link flash breakpoint feature. License keys can be added via the license manager. How to enter a license via the license manager is described in *Licensing* on page 73. Like the built-in license, the key-based license is only valid for one J-Link, so if another J-Link is used it needs a separate license.

DEVICE-BASED LICENSE

The device-based license is a free license, available for some devices. It's already included in J-Link, so no keys are necessary to enable this license type. To activate a device based license, the debugger needs to select a supported device.

Activating a device-based license

In order to activate a device-based license, the debugger needs to select a supported device. To check if the debugger has selected the right device, simply open the J-Link control panel and check the **device** section in the **General** tab.



Device list

The following list contains all devices which are supported by the device-based license

Manufacturer	Name	Licenses
NXP	LPC2101	J-Link ARM FlashDL, J-Link ARM FlashBP

User Guide

Manufacturer	Name	Licenses
NXP	LPC2102	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2103	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2104	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2105	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2106	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2109	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2114	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2119	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2124	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2129	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2131	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2132	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2134	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2136	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2138	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2141	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2142	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2144	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2146	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2148	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2194	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2212	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2214	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2292	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2294	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2364	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2366	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2368	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2378	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2468	J-Link ARM FlashDL, J-Link ARM FlashBP
NXP	LPC2478	J-Link ARM FlashDL, J-Link ARM FlashBP

Table 11: Device list

Legal use of original J-Link software

The software consists of proprietary programs of SEGGER, protected under copyright and trade secret laws. All rights, title and interest in the software are and shall remain with SEGGER. For details, please refer to the license agreement which needs to be accepted when installing the software. The text of the license agreement is also available as entry in the start menu after installing the software.

Use of software

J-Link software may only be used with original J-Link products. The use of the licensed software to operate product clones is prohibited and illegal.

Products

The following products are original products for which the use of the J-Link software is allowed:

J-LINK

J-Link is a JTAG emulator designed for ARM cores. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

Licenses

Comes with built-in licenses for flash download and flash breakpoints for some devices. For a complete list of devices which are supported by the built-in licenses, please refer to *Device list* on page 26.



J-LINK ULTRA

J-Link Ultra is a JTAG/SWD emulator designed for ARM/Cortex and other supported CPUs. It is fully compatible to the standard J-Link and works with the same PC software. Based on the highly optimized and proven J-Link, it offers even higher speed as well as target power measurement capabilities due to the faster CPU, built-in FPGA and High speed USB interface. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003, Windows Vista or Windows 7. J-Link Ultra has a built-in 20-pin JTAG/SWD connector.

Licenses

Comes with built-in licenses for flash download and flash breakpoints for some devices. For a complete list of devices which are supported by the built-in licenses, refer to *Device list* on page 26.

J-TRACE

J-Trace is a JTAG emulator designed for ARM cores which includes trace (ETM) support. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Trace has a built-in 20-pin JTAG connector and a built in 38-pin JTAG+Trace connector, which is compatible with the standard 20-pin connector and 38-pin connector defined by ARM.



IAR: J-LINK LITE

IAR J-Link Lite is an OEM version of J-Link.

Limitations

JTAG speed is limited to 4 MHz.

Licenses

No licenses are included. All licenses can be added.

Note: IAR J-Link Lite is only delivered and supported as part of Starter-Kits. It is not sold to end customer directly and not guaranteed to work with custom hardware.



J-Link OBs

J-Link OBs (J-Link On Board) are single chip versions of J-Link which are used on various evaluation boards.

Illegal Clones

Clones are copies of original products which use the copyrighted original Firmware without a license. It is strictly prohibited to use original J-Link software with illegal clones. Manufacturing and selling these clones is an illegal act for various reasons, amongst them trademark, copyright and unfair business practise issues.

The use of illegal J-Link clones with this software is a violation of US, European and other international laws and is prohibited.

If you are in doubt if your unit may be legally used with original J-Link software, please get in touch with us.

End users may be liable for illegal use of J-Link software with clones.

Setup

This chapter describes the setup procedure required in order to work with J-Link / J-Trace. Primarily this includes the installation of the J-Link software and documentation package, which also includes a kernel mode J-Link USB driver in your host system.

Installing the J-Link ARM software and documentation pack

J-Link is shipped with a bundle of applications, corresponding manuals and some sample projects and the kernel mode J-Link USB driver. Some of the applications require an additional license.

Refer to chapter *J-Link and J-Trace related software* on page 35 for an overview about the J-Link software and documentation pack.

SETUP PROCEDURE

To install the J-Link ARM software and documentation pack, follow this procedure:

Note: Check for J-Link related downloads on our website:

http://www.iar.com/jlinkarm

- I Connect your computer and the J-Link debug probe using the USB cable. Do not connect the J-Link debug probe to the evaluation board yet. The green LED on the front panel of the J-Link debug probe will blink for a few moments while Windows searches for a USB driver.
- 2 When you do this for the first time, Windows will start the Install wizard. Choose Install from a specific location.
- **3** When asked to locate the USB drivers, click the browse button and navigate to the directory Program Files\IAR Systems\Embedded Workbench 5.n\Kickstart\arm\drivers\JLink. This assumes that you already have installed the IAR Embedded Workbench IDE. If not, make sure to install it.
 - Note that Windows XP might display a warning that the driver is not certified by Microsoft. Ignore this warning and click **Continue**.
- 4 Click Finish. The green LED on the J-Link debug probe stops blinking. The installation is now ready.
- **5** Remove the USB cable that connects the computer and your J-Link.

Setting up the USB interface

After installing the J-Link ARM software and documentation package it should not be necessary to perform any additional setup sequences in order to configure the USB interface of J-Link.


VERIFYING CORRECT DRIVER INSTALLATION

To verify the correct installation of the driver, disconnect and reconnect J-Link / J-Trace to the USB port. During the enumeration process which takes about 2 seconds, the LED on J-Link / J-Trace is flashing. After successful enumeration, the LED stays on permanently.

Start the provided sample application <code>JLink.exe</code>, available in the <code>arm\bin</code> directory of your installation, which should display the compilation time of the J-Link firmware, the serial number, a target voltage of 0.000V, a complementary error message, which says that the supply voltage is too low if no target is connected to J-Link / J-Trace, and the speed selection. The screenshot below shows an example.


```
SEGGER J-Link Commander U3.86 ('?' for help)
Compiled Jun 27 2008 19:42:43
DLL version U3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM U6 compiled Jun 27 2008 18:35:51
Hardware: U6.00
S/N: 1
UIarget = 0.000U
JIAG speed: 5 kHz
J-Link)
```

In addition you can verify the driver installation by consulting the Windows device manager. If the driver is installed and your J-Link / J-Trace is connected to your computer, the device manager should list the J-Link USB driver as a node below "Universal Serial Bus controllers" as shown in the following screenshot:




Setup —

Right-click on the driver to open a context menu which contains the command Properties. If you select this command, a J-Link driver Properties dialog box is opened and should report: This device is working properly.



If you experience problems, refer to the chapter Support and FAQs on page 119 for help. You can select the **Driver** tab for detailed information about driver provider, version, date and digital signer.



Uninstalling the J-Link USB driver

If J-Link / J-Trace is not properly recognized by Windows and therefore does not enumerate, it makes sense to uninstall the J-Link USB driver.


This might be the case when:

- The LED on the J-Link / J-Trace is rapidly flashing.
- The J-Link / J-Trace is recognized as **Unknown Device** by Windows.


To have a clean system and help Windows to reinstall the J-Link driver, follow this procedure:

Disconnect J-Link / J-Trace from your PC.

2 Open the Add/Remove Programs dialog (Start > Settings > Control Panel > Add/Remove Programs) and select Windows Driver Package - Segger (jlink) USB and click the Change/Remove button.



3 Confirm the uninstallation process.



J-Link and J-Trace related software

This chapter describes J-Link / J-Trace related software.

J-Link related software

J-LINK SOFTWARE AND DOCUMENTATION PACKAGE

J-Link is shipped with a bundle of applications. Some of the applications require an additional license.

Software	Description
JLinkARM.dll	DLL for using J-Link / J-Trace with third-party programs.
JLink.exe	Free command-line tool with basic functionality for target analysis.
JLinkSTR91x	Free command-line tool to configure the ST STR91x cores. For more information please refer to J-Link STR91x Commander (Command line tool) on page 36
JLinkSTM32	Free command-line tool for STM32 devices. Can be used to disable the hardware watchdog and to unsecure STM32 devices (override read-protection).
J-Mem memory viewer	Free target memory viewer. Shows the memory content of a running target and allows editing as well.
J-Flash	Stand-alone flash programming application. Requires an additional license. For more information about J-Flash please refer to J-Flash ARM User's Guide (UM08003).
Flash download	Flash download allows an arbitrary debugger to write into flash memory, using the J-Link flash loaders.
Flash breakpoints.	Flash breakpoints provide the ability to set an unlimited number of software breakpoints in flash memory areas.(Additional license required)

Table 12: J-Link / J-Trace related software

J-Link software and documentation package in detail

The J-Link / J-Trace software documentation is supplied with IAR Embedded Workbench.

J-LINK COMMANDER (COMMAND LINE TOOL)

J-Link Commander (JLink.exe) is a tool that can be used for verifying proper installation of the USB driver and to verify the connection to the ARM chip, as well as for simple analysis of the target system. It permits some simple commands, such as memory dump, halt, step, go and ID-check, as well as some more in-depths analysis of the state of the ARM core and the ICE breaker module.

```
SEGGER J-Link Commander U3.86 ('?' for help)
Compiled Jun 27 2008 19:42:43
DLL version U3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM U6 compiled Jun 27 2008 18:35:51
Hardware: U6.00
S/N:
UTarget = 3.274U
JIAG speed: 5 kHz
Info: TotallRLen = 4, IRPrint = 0x01
Found 1 JIAG device, Total IRLen = 4:
Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F (ARM7)
J-Link)
```

J-LINK STR91X COMMANDER (COMMAND LINE TOOL)

J-Link STR91x Commander (JLinkSTR91x.exe) is a tool that can be used to configure STR91x cores. It permits some STR9 specific commands like:

- Set the configuration register to boot from bank 0 or 1
- Erase flash sectors
- Read and write the OTP sector of the flash
- Write-protect single flash sectors by setting the sector protection bits
- Prevent flash from communicate via JTAG by setting the security bit

All of the actions performed by the commands, excluding writing the OTP sector and erasing the flash, can be undone. This tool can be used to erase the flash of the controller even if a program is in flash which causes the ARM core to stall.


When starting the STR91x commander, a command sequence will be performed which brings MCU into Turbo Mode.

"While enabling the Turbo Mode, a dedicated test mode signal is set and controls the GPIOs in output. The IOs are maintained in this state until a next JTAG instruction is send." (ST Microelectronics)

J-LINK STM32 COMMANDER (COMMAND LINE TOOL)


J-Link STM32 Commander (JLinkSTM32 . exe) is a free command line tool which can be used to disable the hardware watchdog of STM32 devices which can be activated by programming the option bytes. Moreover the J-Link STM32 Commander unsecures a read-protected STM32 device by re-programming the option bytes.

Note: Unprotecting a secured device or will cause a mass erase of the flash memory.



J-MEM MEMORY VIEWER

J-Mem displays memory contents of ARM-systems and allows modifications of RAM and SFRs (Special Function Registers) while the target is running. This makes it possible to look into the memory of an ARM chip at run-time; RAM can be modified and SFRs can be written. You can choose between 8/16/32-bit size for read and write accesses. J-Mem works nicely when modifying SFRs, especially because it writes the SFR only after the complete value has been entered.




J-FLASH ARM (PROGRAM FLASH MEMORY VIA JTAG)

J-Flash ARM is a software running on Windows 2000, Windows XP, Windows 2003 or Windows Vista systems and enables you to program your flash EEPROM devices via the JTAG connector on your target system.

J-Flash ARM works with any ARM7/9 system and supports all common external flashes, as well as the programming of internal flash of ARM microcontrollers. It allows you to erase, fill, program, blank check, upload flash content, and view memory functions of the software with your flash devices.

J-Flash requires an additional license. Even without a license key you can still use J-Flash ARM to open project files, read from connected devices, blank check target memory, verify data files and so on. However, to actually program devices via J-Flash ARM and J-Link / J-Trace you are required to obtain a license key.



Features

- Works with any ARM7/ARM9 chip
- ARM microcontrollers (internal flash) supported
- Most external flash chips can be programmed
- High-speed programming: up to 300 Kbytes/second (depends on flash device)
- Very high-speed blank check: Up to 16 Mbytes/sec (depends on target)
- Smart read-back: Only non-blank portions of flash transferred and saved
- Easy to use, comes with projects for standard eval boards.

Using the J-LinkARM.dll

WHAT IS THE JLINKARM.DLL?

The J-LinkARM.dll is a standard Windows DLL typically used from C or C++, but also Visual Basic or Delphi projects. It makes the entire functionality of the J-Link / J-Trace available through the exported functions.

The functionality includes things such as halting/stepping the ARM core, reading/writing CPU and ICE registers and reading/writing memory. Therefore, it can be used in any kind of application accessing an ARM core.

UPDATING THE DLL

The IAR C-SPY® debugger is shipped with the JLinkARM.dll already installed. Anyhow it may make sense to replace the included DLL with the latest one available, to take advantage of improvements in the newer version.

Updating the JLinkARM.dll in the IAR Embedded Workbench (EWARM)


It's recommended to use the J-Link DLL updater to update the JLinkARM.dll in the IAR Embedded Workbench. The IAR Embedded Workbench IDE is a high-performance integrated development environment with an editor, compiler, linker, debugger. The compiler generates very efficient code and is widely used. It comes with the J-LinkARM.dll in the arm\bin subdirectory of the installation directory. To update this DLL, you should backup your original DLL and then replace it with the new one.

 $Typically, the \ DLL \ is \ located \ in \ \texttt{C:Program Files} \\ \texttt{IAR Systems} \\ \texttt{Embedded Workbench 5.} \\ \textit{n} \\ \texttt{arm} \\ \texttt{bin} \\ \texttt{.} \\ \texttt{.} \\ \texttt{.} \\ \texttt{n} \\ \texttt{.} \\$

After updating the DLL, it is recommended to verify that the new DLL is loaded as described in *Determining which DLL is used by a program* on page 40.


J-Link DLL updater

The J-Link DLL updater is a tool which comes with the J-Link software and allows the user to update the <code>JLinkARM.dll</code> in all installations of the IAR Embedded Workbench, in a simple way. The updater is automatically started after the installation of a J-Link software version and asks for updating old DLLs used by IAR. The J-Link DLL updater can also be started manually. Simply enable the checkbox left to the IAR installation which has been found. Click <code>Ok</code> in order to update the <code>JLinkARM.dll</code> used by the IAR installation.




DETERMINING THE VERSION OF JLINKARM.DLL

To determine which version of the JLinkARM.dll you are facing, the DLL version can be viewed by right clicking the DLL in explorer and choosing Properties from the context menu. Click the Version tab to display information about the product version.



DETERMINING WHICH DLL IS USED BY A PROGRAM

To verify that the program you are working with is using the DLL you expect it to use, you can investigate which DLLs are loaded by your program with tools like Sysinternals' Process Explorer. It shows you details about the DLLs, used by your program, such as manufacturer and version.



Process Explorer is - at the time of writing - a free utility which can be downloaded from www.sysinternals.com.

Working with J-Link and J-Trace

This chapter describes functionality and how to use J-Link and J-Trace.

Connecting the target system

POWER-ON SEQUENCE

In general, J-Link / J-Trace should be powered on before connecting it with the target device. That means you should first connect J-Link / J-Trace with the host system via USB and then connect J-Link / J-Trace with the target device via JTAG. Power-on the device after you connected J-Link / J-Trace to it.

VERIFYING TARGET DEVICE CONNECTION

If the USB driver is working properly and your J-Link / J-Trace is connected with the host system, you may connect J-Link / J-Trace to your target hardware. Then start JLink.exe which should now display the normal J-Link / J-Trace related information and in addition to that it should report that it found a JTAG target and the target's core ID. The screenshot below shows the output of JLink.exe. As can be seen, it reports a J-Link with one JTAG device connected.

```
C:\Program Files\SEGGER\JLinkARM_V386\JLink.exe

SEGGER J-Link Commander U3.86 ('?' for help)
Compiled Jun 27 2008 19:42:43
DLL version U3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM U6 compiled Jun 27 2008 18:35:51
Hardware: U6.00
S/N:
UTarget = 3.274U
JTAG Speed: 5 kHz
Info: Total IRLen = 4, IRPrint = 0x01
Found 1 JTAG device, Total IRLen = 4:
Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F (ARM7)
J-Link>
```

PROBLEMS

If you experience problems with any of the steps described above, read the chapter *Support and FAQs* on page 119 for troubleshooting tips. If you still do not find appropriate help there and your J-Link / J-Trace is an original IAR Systems product, you can contact support via e-mail. Provide the necessary information about your target processor, board etc. and we will try to solve your problem. A checklist of the required information together with the contact information can be found in chapter *Support and FAQs* on page 119 as well.

Indicators

J-Link uses indicators (LEDs) to give the user some information about the current status of the connected J-Link. All J-Links feature the main indicator. Some newer J-Links such as the J-Link Ultra come with additional input/output Indicators. In the following, the meaning of these indicators will be explained.

MAIN INDICATOR

For J-Links up to V7, the main indicator is single color (Green). J-Link V8 comes with a bi-color indicator (Green & Red LED), which can show multiple colors: green, red and orange.

Single color indicator (J-Link V7 and earlier)

Indicator status	Meaning
GREEN, flashing at 10 Hz	Emulator enumerates.
GREEN, flickering	Emulator is in operation. Whenever the emulator is executing a command, the LED is switched off temporarily. Flickering speed depends on target interface speed. At low interface speeds, operations typically take longer and the "OFF" periods are typically longer than at fast speeds.
GREEN, constant	Emulator has enumerated and is in Idle mode.
GREEN, switched off for 10ms once per second	J-Link heart beat. Will be activated after the emulator has been in idle mode for at least 7 seconds.
GREEN, flashing at 1 Hz	Emulator has a fatal error. This should not normally happen.

Table 13: J-Link single color main indicator

Bi-color indicator (J-Link V8)

Indicator status	Meaning
GREEN, flashing at 10 Hz	Emulator enumerates.
GREEN, flickering	Emulator is in operation. Whenever the emulator is executing a command, the LED is switched off temporarily. Flickering speed depends on target interface speed. At low interface speeds, operations typically take longer and the "OFF" periods are typically longer than at fast speeds.
GREEN, constant	Emulator has enumerated and is in Idle mode.
GREEN, switched off for 10ms once per second	J-Link heart beat. Will be activated after the emulator has been in idle mode for at least 7 seconds.
ORANGE	Reset is active on target.
RED, flashing at 1 Hz	Emulator has a fatal error. This should not normally happen.

Table 14: J-Link single color LED main color indicator

INPUT INDICATOR

Some newer J-Links such as the J-Link Ultra come with additional input/output Indicators. The input indicator is used to give the user some information about the status of the target hardware.

Bi-color input indicator

Indicator status	Meaning
GREEN	Target voltage could be measured. Target is connected.
ORANGE	Target voltage could be measured. RESET is pulled low (active) on target side.
RED	RESET is pulled low (active) on target side. If no target is connected, reset will be also active on target side.

Table 15: J-Link bi-color input indicator

OUTPUT INDICATOR

Some newer J-Links such as the J-Link Ultra come with additional input/output Indicators. The output indicator is used to give the user some information about the emulator-to-target connection.

Bi-color output indicator

Indicator status	Meaning
OFF	Target power supply via Pin 19 is not active.
GREEN	Target power supply via Pin 19 is active.
ORANGE	Target power supply via Pin 19 is active. Emulator pulls RESET low (active).
RED	Emulator pulls RESET low (active).


Table 16: J-Link bi-color output indicator

JTAG interface

By default, only one ARM device is assumed to be in the JTAG scan chain. If you have multiple devices in the scan chain, you must properly configure it. To do so, you have to specify the exact position of the ARM device that should be addressed. Configuration of the scan is done by the target application. A target application can be a debugger such as the IAR C-SPY® debugger, which offers a dialog box for this purpose.

MULTIPLE DEVICES IN THE SCAN CHAIN

J-Link / J-Trace can handle multiple devices in the scan chain. This applies to hardware where multiple chips are connected to the same JTAG connector. As can be seen in the following figure, the TCK and TMS lines of all JTAG device are connected, while the TDI and TDO lines form a bus.



Currently, up to 8 devices in the scan chain are supported. One or more of these devices can be ARM cores; the other devices can be of any other type but need to comply with the JTAG standard.

Configuration


The configuration of the scan chain depends on the application used. Read *JTAG interface* on page 43 for further instructions and configuration examples.

SAMPLE CONFIGURATION DIALOG BOXES

As explained before, it is responsibility of the application to allow the user to configure the scan chain. This is typically done in a dialog box; some sample dialog boxes are shown below.


IAR J-Link configuration dialog box

This dialog box can be found under Project|Options.



IAR J-Link configuration dialog box

This dialog can be found under Project | Options.



DETERMINING VALUES FOR SCAN CHAIN CONFIGURATION

When do I need to configure the scan chain?

If only one device is connected to the scan chain, the default configuration can be used. In other cases, J-Link / J-Trace may succeed in automatically recognizing the devices on the scan chain, but whether this is possible depends on the devices present on the scan chain.

How do I configure the scan chain?

2 values need to be known:


- The position of the target device in the scan chain
- The total number of bits in the instruction registers of the devices before the target device (IR len).

The position can usually be seen in the schematic; the IR len can be found in the manual supplied by the manufacturers of the others devices.

ARM7/ARM9 have an IR len of four.

Sample configurations

The diagram below shows a scan chain configuration sample with 2 devices connected to the JTAG port.



Examples

The following table shows a few sample configurations with 1,2 and 3 devices in different configurations.

Device 0 Chip(IR len)	Device I Chip(IR len)	Device 2 Chip(IR len)	Position	IR len
ARM(4)	-	-	0	0
ARM(4)	Xilinx(8)	-	0	0
Xilinx(8)	ARM (4)	-	1	8
Xilinx(8)	Xilinx(8)	ARM(4)	2	16
ARM(4)	Xilinx(8)	ARM(4)	0	0
ARM(4)	Xilinx(8)	ARM(4)	2	12
Xilinx(8)	ARM(4)	Xilinx(8)	I	8

Table 17: Example scan chain configurations

The target device is marked in blue.

JTAG SPEED

There are basically three types of speed settings:

- Fixed JTAG speed
- Automatic JTAG speed
- Adaptive clocking.

These are explained below.

Fixed JTAG speed

The target is clocked at a fixed clock speed. The maximum JTAG speed the target can handle depends on the target itself. In general ARM cores without JTAG synchronization logic (such as ARM7-TDMI) can handle JTAG speeds up to the CPU speed, ARM cores with JTAG synchronization logic (such as ARM7-TDMI-S, ARM946E-S, ARM966EJ-S) can handle JTAG speeds up to 1/6 of the CPU speed.

JTAG speeds of more than 10 MHz are not recommended.

Automatic JTAG speed

Selects the maximum JTAG speed handled by the TAP controller.

Note:On ARM cores without synchronization logic, this may not work reliably, because the CPU core may be clocked slower than the maximum JTAG speed.

Adaptive clocking

If the target provides the RTCK signal, select the adaptive clocking function to synchronize the clock to the processor clock outside the core. This ensures there are no synchronization problems over the JTAG interface.

If you use the adaptive clocking feature, transmission delays, gate delays, and synchronization requirements result in a lower maximum clock frequency than with non-adaptive clocking.

SWD interface

The J-Link support ARMs Serial Wire Debug (SWD). SWD replaces the 5-pin JTAG port with a clock (SWDCLK) and a single bi-directional data pin (SWDIO), providing all the normal JTAG debug and test functionality. SWDIO and SWCLK are overlaid on the TMS and TCK pins. In order to communicate with a SWD device, J-Link sends out data on SWDIO, synchronous to the SWCLK. With every rising edge of SWCLK, one bit of data is transmitted or received on the SWDIO.

SWD SPEED

Currently only fixed SWD speed is supported by J-Link. The target is clocked at a fixed clock speed. The SWD speed which is used for target communication should not exceed *target CPU speed* * 10. The maximum SWD speed which is supported by J-Link depends on the hardware version and model of J-Link. For more information about the maximum SWD speed for each J-Link / J-Trace model, please refer to *J-Link* / *J-Trace models* on page 11.

SWO

Serial Wire Output (SWO) support means support for a single pin output signal from the core. The Instrumentation Trace Macrocell (ITM) and Serial Wire Output (SWO) can be used to form a Serial Wire Viewer (SWV). The Serial Wire Viewer provides a low cost method of obtaining information from inside the MCU.

Usually it should not be necessary to configure the SWO speed because this is usually done by the debugger.

Max. SWO speeds

The supported SWO speeds depend on the connected emulator. They can be retrieved from the emulator. Currently, the following are supported:

Emulator	Speed formula	Resulting max. speed
J-Link V6	6MHz/n, n >= 12	500kHz
J-Link V7/V8	6MHz/n, n >= 1	6MHz

Table 18: J-Link supported SWO input speeds

Configuring SWO speeds

The max. SWO speed in practice is the max. speed which both, target and J-Link can handle. J-Link can handle the frequencies described in *SWO* on page 46 whereas the max. deviation between the target and the J-Link speed is about 3%.

The computation of possible SWO speeds is typically done in the debugger. The SWO output speed of the CPU is determined by TRACECLKIN, which is normally the same as the CPU clock.

Example1

Target CPU running at 72 MHz. n is be between 1 and 8192.

Possible SWO output speeds are:

72MHz, 36MHz, 24MHz, ...

J-Link V7: Supported SWO input speeds are: 6MHz / n, $n \ge 1$:

6MHz, 3MHz, 2MHz, 1.5MHz, ...

Permitted combinations are:

SWO output	SWO input	Deviation percent
6MHz, n = 12	6MHz, n = I	0
3MHz, n = 24	3MHz, n = 2	0
		<= 3
2MHz, n = 36	2MHz, n = 3	0

Table 19: Permitted SWO speed combinations

Example 2

Target CPU running at 10 MHz.

Possible SWO output speeds are:

10MHz, 5MHz, 3.33MHz, ...

J-Link V7: Supported SWO input speeds are: 6MHz / n, n>= 1:

6MHz, 3MHz, 2MHz, 1.5MHz, ...

Permitted combinations are:

SWO output	SWO input	Deviation percent
2MHz, n = 5	2MHz, n = 3	0
IMHz, n = 10	IMHz, $n = 6$	0
769kHz, n = 13	750kHz, n = 8	2.53

Table 20: Permitted SWO speed combinations


Multi-core debugging

J-Link / J-Trace is able to debug multiple cores on one target system connected to the same scan chain. Configuring and using this feature is described in this section.

HOW MULTI-CORE DEBUGGING WORKS

Multi-core debugging requires multiple debuggers or multiple instances of the same debugger. Two or more debuggers can use the same J-Link / J-Trace simultaneously. Configuring a debugger to work with a core in a multi-core environment does not require special settings. All that is required is proper setup of the scan chain for each debugger. This enables J-Link / J-Trace to debug more than one core on a target at the same time.


The following figure shows a host, debugging two ARM cores with two instances of the same debugger.



Both debuggers share the same physical connection. The core to debug is selected through the JTAG-settings as described below.


USING MULTI-CORE DEBUGGING IN DETAIL

- I Connect your target to J-Link / J-Trace.
- 2 Start your debugger, for example IAR Embedded Workbench for ARM.
- **3** Choose Project | Options and configure your scan chain. The picture below shows the configuration for the first ARM core on your target.



- 4 Start debugging the first core.
- 5 Start another debugger, for example another instance of IAR Embedded Workbench for ARM.

6 Choose Project | Options and configure your second scan chain. The following dialog box shows the configuration for the second ARM core on your target.



7 Start debugging your second core.

Example:

Core #I	Core #2	Core #3	TAP number	TAP number
Core #1	Core #2	Core #3	debugger#I	debugger #2
ARM7TDMI	ARM7TDMI-S	ARM7TDMI	0	I
ARM7TDMI	ARM7TDMI	ARM7TDMI	0	2
ARM7TDMI-S	ARM7TDMI-S	ARM7TDMI-S	1	2

Table 21: Multicore debugging

Cores to debug are marked in blue.

THINGS YOU SHOULD BE AWARE OF

Multi-core debugging is more difficult than single-core debugging. You should be aware of the pitfalls related to JTAG speed and resetting the target.

JTAG speed

Each core has its own maximum JTAG speed. The maximum JTAG speed of all cores in the same chain is the minimum of the maximum JTAG speeds.

For example:

Core #1: 2MHz maximum JTAG speed
Core #2: 4MHz maximum JTAG speed
Scan chain: 2MHz maximum JTAG speed

Resetting the target

All cores share the same RESET line. You should be aware that resetting one core through the RESET line means resetting all cores which have their RESET pins connected to the RESET line on the target.

Connecting multiple J-Links / J-Traces to your PC

You can connect up to 4 J-Links / J-Traces to your PC. In this case, all J-Links / J-Traces must have different USB-addresses. The default USB-address is 0.

In order to do this, 3 J-Links / J-Traces must be configured as described below. Every J-Link / J-Trace need its own J-Link USB driver which can be downloaded from www.segger.com.

This feature is supported by J-Link Rev. 5.0 and up and by J-Trace.


HOW DOES IT WORK?

USB devices are identified by the OS by their product id, vendor id and serial number. The serial number reported by J-Links / J-Traces is always the same. The product id depends on the configured USB-address.

- The vendor id (VID) is always 1366
- The product id (PID) for J-Link / J-Trace #1 is 101
- The product id (PID) for J-Link / J-Trace #2 is 102 and so on.

A different PID means that J-Link / J-Trace is identified as a different device, requiring a new driver. The driver for a new J-Link device will be installed automatically.

The sketch below shows a host, running two application programs. Each application communicates with one ARM core via a separate J-Link.




CONFIGURING MULTIPLE J-LINKS / J-TRACES


- 8 Start JLink. exe to view your hardware version. Your J-Link needs to be V5.0 or up to continue. For J-Trace the Version does not matter.
- **9** Type usbaddr = 1 to set the J-Link / J-Trace #1.

```
SEGGER J-Link Commander U2.74.01. '?' for help.
Compiled 10:17:23 on Nov 25 2005.
DLL version U2.74b, compiled Nov 25 2005 10:17:13
Firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5
Hardware: U5.00
S/N:
UTarget = 0.000U
Speed set to 30 kHz
J-Link>usbaddr = 1
USB address successfully changed to '1'.
Please unplug the device, then plug it back in.
J-Link>
```

- 10 Unplug J-Link / J-Trace and then plug it back in.
- 11 The system will recognize and automatically install a new J-Link / J-Trace.



12 you can verify the driver installation by consulting the Windows device manager. If the driver is installed and your J-Link / J-Trace is connected to your computer, the device manager should list the J-Link USB drivers as a node below "Universal Serial Bus controllers" as shown in the following screenshot:



CONNECTING TO A J-LINK / J-TRACE WITH NON DEFAULT USB-ADDRESS

Restart JLink. exe and type usb 1 to connect to J-Link / J-Trace #1.

```
SEGGER J-Link Commander U2.74.01. '?' for help.

Compiled 10:17:23 on Nov 25 2005.

Can not connect to J-Link via USB.

J-Link\usb 1

Connecting to J-Link via USB (Port: 1)

DLL version U2.74b, compiled Nov 25 2005 10:17:13

Firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5

Hardware: U5.00

S/N:

UTarget = 0.000U

Speed set to 30 kHz

J-Link>
```


You may connect other J-Links / J-Traces to your PC and connect to them as well. To connect to an unconfigured J-Link / J-Trace (with default address "0"), restart JLink.exe or type usb 0.

J-Link control panel

Since software version V3.86 J-Link the J-Link control panel window allows the user to monitor the J-Link status and the target status information in real-time. It also allows the user to configure the use of some J-Link features such as flash download, flash breakpoints and ARM instruction set simulation. The J-Link control panel window can be accessed via the J-Link tray icon in the tray icon list. This icon is available when the debug session is started.



To open the status window, simply click on the tray icon.



TABS

The J-Link status window supports different features which are grouped in tabs. The organization of each tab and the functionality which is behind these groups will be explained in this section

General

In the **General** section, general information about J-Link and the target hardware are shown. Moreover the following general settings can be configured:

- Show tray icon: If this checkbox is disabled the tray icon will not show from the next time the DLL is loaded.
- **Start minimized**: If this checkbox is disabled the J-Link status window will show up automatically each time the DLL is loaded.
- Always on top: if this checkbox is enabled the J-Link status window is always visible even if other windows will be opened.

The general information about target hardware and J-Link which are shown in this section, are:


- **Process**: Shows the path of the file which loaded the DLL.
- **J-Link**: Shows OEM of the connected J-Link, the hardware version and the Serial number. If no J-Link is connected it shows "not connected" and the color indicator is red.
- Target interface: Shows the selected target interface (JTAG/SWD) and the current JTAG speed. The target current is also shown. (Only visible if J-Link is connected)
- Endian: Shows the target endianess (Only visible if J-Link is connected)
- **Device**: Shows the selected device for the current debug session.
- License: Opens the J-Link license manager.
- About: Opens the about dialog.

Settings

In the **Settings** section project- and debug-specific settings can be set. It allows the configuration of the use of flash download and flash breakpoints and some other target specific settings which will be explained in this topic. Settings are saved in the configuration file. This configuration file needs to be set by the debugger. If the debugger does not set it, settings can not be saved. All settings can only the changed by the user himself. All settings which are modified during the debug session have to be saved by pressing **Save settings**, otherwise they are lost when the debug session is closed.

Section: Flash download

In this section, settings for the use of the J-Link ARM FlashDL feature and related settings can be configured. When a license for J-Link ARM FlashDL is found, the color indicator is green and "License found" appears right to the J-Link ARM FlashDL usage settings.



- Auto: This is the default setting of J-Link ARM FlashDL usage. If a license is found J-Link ARM FlashDL is enabled. Otherwise J-Link ARM FlashDL will be disabled internally.
- On: Enables the J-Link ARM FlashDL feature. If no license has been found an error message appears.
- Off: Disables the J-Link ARM FlashDL feature.
- Skip download on CRC match: J-Link checks the CRC of the flash content to determine if the current application has already been downloaded to the flash. If a CRC match occurs, the flash download is not necessary and skipped. (Only available if J-Link ARM FlashDL usage is configured as Auto or On)
- Verify download: If this checkbox is enabled J-Link verifies the flash content after the download. (Only available if J-Link ARM FlashDL usage is configured as Auto or On)

Section: Flash breakpoints:


In this section, settings for the use of the FlashBP feature and related settings can be configured. When a license for FlashBP is found, the color indicator is green and "License found" appears right to the FlashBP usage settings.



- **Auto**: This is the default setting of FlashBP usage. If a license has been found the FlashBP feature will be enabled. Otherwise FlashBP will be disabled internally.
- On: Enables the FlashBP feature. If no license has been found an error message appears.
- Off: Disables the FlashBP feature.
- **Show window during program**: When this checkbox is enabled the "Programming flash" window is shown when flash is re-programmed in order to set/clear flash breakpoints.

Flash download and flash breakpoints independent settings

These settings do not belong to the J-Link flash download and flash breakpoints settings section. They can be configured without any license needed.



- Log file: Shows the path where the J-Link log file is placed. It is possible to override the selection manually by enabling the Override checkbox. If the Override checkbox is enabled a button appears which let the user choose the new location of the log file.
- Settings file: Shows the path where the configuration file is placed. This configuration file contains all the settings which can be configured in the Settings tab.
- Override device selection: If this checkbox is enabled, a dropdown list appears, which allows the user to set a device manually. This especially makes sense when J-Link can not identify the device name given by the debugger or if a particular device is not yet known to the debugger, but to the J-Link software.
- Allow caching of flash contents: If this checkbox is enabled, the flash contents are cached by J-Link to avoid reading data twice. This speeds up the transfer between debugger and target.
- Allow instruction set simulation: If this checkbox is enabled, ARM instructions will be simulated as far as possible. This speeds up single stepping, especially when FlashBPs are used.
- Save settings: When this button is pushed, the current settings in the Settings tab will be saved in a configuration file. This file is created by J-Link and will be created for each project and each project configuration (e.g. Debug RAM, Debug Flash). If no settings file is given, this button is not visible.
- **Modify breakpoints during execution:** This dropdown box allows the user to change the behavior of the DLL when setting breakpoints if the CPU is running. The following options are available:

Allow: Allows settings breakpoints while the CPU is running. If the CPU needs to be halted in order to set the breakpoint, the DLL halts the CPU, sets the breakpoints and restarts the CPU.


Allow if CPU does not need to be halted: Allows setting breakpoints while the CPU is running, if it does not need to be halted in order to set the breakpoint. If the CPU has to be halted the breakpoint is not set.

Ask user if CPU needs to be halted: If the user tries to set a breakpoint while the CPU is running and the CPU needs to be halted in order to set the breakpoint, the user is asked if the breakpoint should be set. If the breakpoint can be set without halting the CPU, the breakpoint is set without explicitly confirmation by the user.

Do not allow: It is not allowed to set breakpoints while the CPU is running.

Break/Watch

In the Break/Watch section all breakpoints and watchpoints which are in the DLL internal breakpoint and watchpoint list are shown.



Section: Code

Lists all breakpoints which are in the DLL internal breakpoint list are shown.

- Handle: Shows the handle of the breakpoint.
- Address: Shows the address where the breakpoint is set.
- Mode: Describes the breakpoint type (ARM/THUMB)
- **Permission**: Describes the breakpoint implementation flags.
- Implementation: Describes the breakpoint implementation type. The breakpoint types are: RAM, Flash, Hard. An additional TBC (to be cleared) or TBS (to be set) gives information about if the breakpoint is (still) written to the target or if it's just in the breakpoint list to be written/cleared.

Note:It is possible for the debugger to bypass the breakpoint functionality of the J-Link software by writing to the debug registers directly. This means for ARM7/ARM9 cores write accesses to the ICE registers, for Cortex-M3 devices write accesses to the memory mapped flash breakpoint registers and in general simple write accesses for software breakpoints (if the program is located in RAM). In these cases, the J-Link software can not determine the breakpoints set and the list is empty.

Section: Data


In this section, all data breakpoints which are listed in the DLL internal breakpoint list are shown.

- Handle: Shows the handle of the data breakpoint.
- Address: Shows the address where the data breakpoint is set.
- AddrMask: Specifies which bits of Address are disregarded during the comparison for a data breakpoint match. (A 1 in the mask means: disregard this bit)
- Data: Shows on which data to be monitored at the address where the data breakpoint is set.
- Data Mask: Specifies which bits of Data are disregarded during the comparison
- for a data breakpoint match. (A 1 in the mask means: disregard this bit)
- Ctrl: Specifies the access type of the data breakpoint (read/write).
- CtrlMask: Specifies which bits of Ctrl are disregarded during the comparison for a data breakpoint match.

Log


In this section the log output of the DLL is shown. The user can determine which function calls should be shown in the log window.

Available function calls to log: Register read/write, Memory read/write, set/clear breakpoint, step, go, halt, is halted.




CPU Regs

In this section the name and the value of the CPU registers are shown.




Target Power

In this section currently just the power consumption of the target hardware is shown.



SWV

In this section SWV information are shown.



- **Status**: Shows the encoding and the baudrate of the SWV data received by the target (Manchester/UART, currently J-Link only supports UART encoding).
- Bytes in buffer: Shows how many bytes are in the DLL SWV data buffer.
- Bytes transferred: Shows how many bytes have been transferred via SWV, since the debug session has been started.
- Refresh counter: Shows how often the SWV information in this section has been updated since the debug session
 has been started.
- Host buffer: Shows the reserved buffer size for SWV data, on the host side.
- Emulator buffer: Shows the reserved buffer size for SWV data, on the emulator side.

Reset strategies

J-Link / J-Trace supports different reset strategies. This is necessary because there is no single way of resetting and halting an ARM core before it starts to execute instructions. For example reset strategies which use the reset pin can not succeed on targets where the reset pin of the CPU is not connected to the reset pin of the JTAG connector. Reset strategy 0 is always the recommended one because it has been adapted to work on every target even if the reset pin (Pin 15) is not connected.

What is the problem if the core executes some instructions after RESET?

The instructions executed can cause various problems. Some cores can be completely "confused", which means they can not be switched into debug mode (CPU can not be halted). In other cases, the CPU may already have initialized some hardware components, causing unexpected interrupts or worse, the hardware may have been initialized with illegal values. In some of these cases, such as illegal PLL settings, the CPU may be operated beyond specification, possibly locking the CPU.

STRATEGIES FOR ARM 7/9 DEVICES

Type 0: Hardware, halt after reset (normal)

The hardware reset pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted. The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted.

Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release. If a pause has been specified, J-Link waits for the specified time before trying to halt the CPU. This can be useful if a bootloader which resides in flash or ROM needs to be started after reset.

This reset strategy is typically used if nRESET and nTRST are coupled. If nRESET and nTRST are coupled, either on the board or the CPU itself, reset clears the breakpoint, which means that the CPU can not be stopped after reset with the BP@0 reset strategy.

Type I: Hardware, halt with BP@0

The hardware reset pin is used to reset the CPU. Before doing so, the ICE breaker is programmed to halt program execution at address 0; effectively, a breakpoint is set at address 0. If this strategy works, the CPU is actually halted before executing a single instruction.

This reset strategy does not work on all systems for two reasons:

- If nRESET and nTRST are coupled, either on the board or the CPU itself, reset clears the breakpoint, which means the CPU is not stopped after reset.
- Some MCUs contain a bootloader program (sometimes called kernel), which needs to be executed to enable JTAG
 access.

Type 2: Software, for Analog Devices ADuC7xxx MCUs

This reset strategy is a software strategy. The CPU is halted and performs a sequence which causes a peripheral reset. The following sequence is executed:

- The CPU is halted
- A software reset sequence is downloaded to RAM
- A breakpoint at address 0 is set
- The software reset sequence is executed.

This sequence performs a reset of CPU and peripherals and halts the CPU before executing instructions of the user program. It is the recommended reset sequence for Analog Devices ADuC7xxx MCUs and works with these chips only.

Type 3: No reset

No reset is performed. Nothing happens.

Type 4: Hardware, halt with WP

The hardware RESET pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU using a watchpoint. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted.

The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted. Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release

Type 5: Hardware, halt with DBGRQ

The hardware RESET pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU using the DBGRQ. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted.

The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted. Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release.

Type 6: Software

This reset strategy is only a software reset. "Software reset" means basically no reset, just changing the CPU registers such as PC and CPSR. This reset strategy sets the CPU registers to their after-Reset values:

- \bullet PC = 0
- CPSR = 0xD3 (Supervisor mode, ARM, IRQ / FIQ disabled)
- All SPSR registers = 0x10
- All other registers (which are unpredictable after reset) are set to 0.
- The hardware RESET pin is not affected.

Type 7: Reserved

Reserved reset type.

Type 8: Software, for ATMEL AT91SAM7 MCUs

The reset pin of the device is disabled by default. This means that the reset strategies which rely on the reset pin (low pulse on reset) do not work by default. For this reason a special reset strategy has been made available.

It is recommended to use this reset strategy. This special reset strategy resets the peripherals by writing to the RSTC_CR register. Resetting the peripherals puts all peripherals in the defined reset state. This includes memory mapping register, which means that after reset flash is mapped to address 0. It is also possible to achieve the same effect by writing 0x4 to the RSTC_CR register located at address 0xfffffd00.

Type 9: Hardware, for NXP LPC MCUs

After reset a bootloader is mapped at address 0 on ARM 7 LPC devices. This reset strategy performs a reset via reset strategy Type 1 in order to reset the CPU. It also ensures that flash is mapped to address 0 by writing the MEMMAP register of the LPC. This reset strategy is the recommended one for all ARM 7 LPC devices.

STRATEGIES FOR CORTEX-M DEVICES

J-Link supports different specific reset strategies for the Cortex-M cores. All of the following reset strategies are available in JTAG and in SWD mode. All of them halt the CPU after the reset.

Type 0: Normal

This is the default strategy. It works well for most Cortex-M devices. J-Link tries to reset both, core and peripherals by setting the SYSRESETREQ & VECTRESET bits in the AIRCR. The VC_CORERESET bit is used to halt the CPU before it executes a single instruction.

On devices that are known to have a bootloader, this bootloader is started after the core & peripherals have been reset and stopped before trying to start the application program, thus ensuring that the bootloader (which may perform important initialisations) has a chance to do so.

This type of RESET can fail:

One reason is that the CPU is in power down state. In this case, the reset pin is used to reset the device. If this fails as well, then Connect-under-Reset is executed.

Other reasons why the initial reset may not work are typically shortcomings in the silicon (sometimes only in Beta silicon). Some of these reasons are:

- Watchdog continues to run when CPU is halted
- SYSRESETREQ also reset debug unit

Type I: Core

Only the core is reset via the VECTRESET bit. The peripherals are not affected. After setting the VECTRESET bit, J-Link waits for the S_RESET_ST bit in the Debug Halting Control and Status Register (DHCSR) to first become high and then low afterwards. The CPU does not start execution of the program because J-Link sets the VC_CORERESET bit before reset, which causes the CPU to halt before execution of the first instruction.

Type 2: ResetPin

J-Link pulls its RESET pin low to reset the core and the peripherals. This normally causes the CPU RESET pin of the target device to go low as well, resulting in a reset of both CPU and peripherals. This reset strategy will fail if the RESET pin of the target device is not pulled low. The CPU does not start execution of the program because J-Link sets the VC_CORERESET bit before reset, which causes the CPU to halt before execution of the first instruction.

Type 3: Connect under Reset

J-Link connects to the target while keeping Reset active (reset is pulled low and remains low while connecting to the target). This is the recommended reset strategy for STM32 devices. This reset strategy has been designed for the case that communication with the core is not possible in normal mode so the VC_CORERESET bit can not be set in order to guarantee that the core is halted immediately after reset.

Type 4: Reset core & peripherals, halt after bootloader

Same as type 0, but bootloader is always executed. This reset strategy has been designed for MCUs/CPUs which have a bootloader located in ROM which needs to run at first, after reset (since it might initialize some target settings to their reset state). When using this reset strategy, J-Link will let the bootloader run after reset and halts the target immediately after the bootloader and before the target application is started. This is the recommended reset strategy for LPC11xx and LPC13xx devices where a bootloader should execute after reset to put the chip into the "real" reset state.

Type 5: Reset core & peripherals, halt before bootloader

Same as Type 0, but bootloader is never executed. Not normally used, except in situations where the bootloader needs to be debugged.

Using DCC for memory access

The ARM7/9 architecture requires cooperation of the CPU to access memory when the CPU is running (not in debug mode). This means that memory can not normally be accessed while the CPU is executing the application program. The normal way to read or write memory is to halt the CPU (put it into debug mode) before accessing memory. Even if the CPU is restarted after the memory access, the real time behavior is significantly affected; halting and restarting the CPU costs typically multiple milliseconds. For this reason, most debuggers do not even allow memory access if the CPU is running.

Fortunately, there is one other option: DCC (Direct communication channel) can be used to communicate with the CPU while it is executing the application program. All that is required is that the application program calls a DCC handler from time to time. This DCC handler typically requires less than 1 µs per call.

The DCC handler, as well as the optional DCC abort handler, is part of the J-Link software package and can be found in the Program Files\IAR Systems\Embedded Workbench 5.n\arm\debugger\dcc directory of the package.

WHAT IS REQUIRED?

- An application program on the host (typ. debugger) that uses DCC, in this case C-SPY
- A target application program that regularly calls the DCC handler
- The supplied abort handler should be installed (optional)

An application program that uses DCC is JLink.exe.

TARGET DCC HANDLER

The target DCC handler is a simple C-file taking care of the communication. The function DCC_Process() needs to be called regularly from the application program or from an interrupt handler. If a RTOS is used, a good place to call the DCC handler is from the timer tick interrupt. In general, the more often the DCC handler is called, the faster memory can be accessed. On most devices, it is also possible to let the DCC generate an interrupt which can be used to call the DCC handler.

TARGET DCC ABORT HANDLER

An optional DCC abort handler (a simple assembly file) can be included in the application. The DCC abort handler allows data aborts caused by memory reads/writes via DCC to be handled gracefully. If the data abort has been caused by the DCC communication, it returns to the instruction right after the one causing the abort, allowing the application program to continue to run. In addition to that, it allows the host to detect if a data abort occurred.

In order to use the DCC abort handler, 3 things need to be done:

- Place a branch to DCC_Abort at address 0x10 ("vector" used for data aborts)
- Initialize the Abort-mode stack pointer to an area of at least 8 bytes of stack memory required by the handler
- Add the DCC abort handler assembly file to the application

J-Link script files

The connection sequence of J-Link can be customized by executing a J-Link script file before the debug communication between J-Link and the target system starts. Since some devices needs to be configured first, in order to be able to communicate with the core, the standard auto-detection performed by J-Link when connecting to a device, will not work for theses. In this cases a J-Link script file takes place for the standard auto-detection. The script file allows maximum flexibility, so almost any target initialization which is necessary, can be supported.

SUPPORTED COMMANDS

The commands in a J-Link script file are categorized. Each command consists of the command category, followed by the sub-command identifier. The following table lists all commands which are currently supported by the J-Link script file.

You should also note the following if you are using J-Link script files for the first time:

- Every command has to be terminated by a semicolon (;)
- Strings must always be surrounded by quotation marks (")
- In J-Link script files C-like and C++-like comments are allowed (/* */, //)
- The script file parser auto-detects if a value is a decimal value or a hexadecimal one. (Depending on if it is preceded by 0x or not)

Command	Description	
	JTAG commands	
JTAG.IRLen	Specifies the IRLen of the JTAG device which J-Link shall communicate with.	
	<pre>Syntax: JTAG.IRLen=<numbits>;</numbits></pre>	
JTAG.IRPRE	Specifies the number of IR bits preceding the device J-Link shall communicate with. For example, if a device with IRLen = 6 is closer to TDI than the device J-Link shall communicate with, IRPRE has to be set to 6.	
	<pre>Syntax: JTAG.IRPRe=<numbits>;</numbits></pre>	
JTAG.DRPRE	Specifies the number of devices preceding the device J-Link shall communicate with. For example, if one device is closer to TDI than the device J-Link shall communicate with, DRPRE has to be set to 1.	
	<pre>Syntax: JTAG.DRPRe=<numdevices>;</numdevices></pre>	
JTAG.IRPOST	Specifies the number of IR bits following the device J-Link shall communicate with. For example, if a device with IRLen = 6 is closer to TDO than the device J-Link shall communicate with, IRPOST has to be set to 6.	
	<pre>Syntax: JTAG.IRPOST=<numbits>;</numbits></pre>	
JTAG.DRPOST	Specifies the number of devices following the device J-Link shall communicate with. For example, if one device is closer to TDO than the device J-Link shall communicate with, DRPOST has to be set to 1.	
	<pre>Syntax: JTAG.DRPOST=<numbits>;</numbits></pre>	

Table 22: J-Link / J-Trace pinout

Command	Description
JTAG.Speed	Specifies which JTAG speed to use. Speed value is always set in kHz.
	<pre>Syntax: JTAG.Speed=<speed>;</speed></pre>
JTAG.WritelR	Writes a JTAG command to the selected device. A command length up to 32-bits is supported at this time.
	<pre>Syntax: JTAG-WriteIR(<cmd>);</cmd></pre>
JTAG.WriteDR	Writes JTAG data to the selected device. Up to 64-bits of data can be written at once.
	<pre>Syntax: JTAG.WriteDR(<numbits>, <data>);</data></numbits></pre>
JTAG.Write	Writes RAW JTAG data.
	<pre>Syntax: JTAG.Write(<numbits>, <tmsdata>, <tdidata>);</tdidata></tmsdata></numbits></pre>
JTAG.ResetPin	Sets or clears the nRESET pin.
	Syntax: JTAG.ResetPin= <set clr>; // Can be 0 1.</set clr>
JTAG.AllowTAPReset	If a script file is executed TAP resets are not allowed by default, since some devices loose their JTAG configuration if a TAP reset is issued. For devices which allow a TAP reset, it can be activated.
	<pre>Syntax: JTAG.AllowTAPReset=<onoff> // Can be 0 1</onoff></pre>
	DIALOG commands
DIALOG.MessageBox	Shows a message box. Usually used to inform the user about that a script file is executed.
	<pre>Syntax: DIALOG.MessageBox(<msgstring>);</msgstring></pre>
	SYS commands
SYS.Sleep	Script execution stops for a given time. Time values are always set in [ms].
	<pre>Syntax: SYS.Sleep(<waitms>);</waitms></pre>
	CPU commands

Table 22: J-Link / J-Trace pinout

Command	Description	
CPU	Selects the CPU core of the device J-Link shall communicates	
	with.	
	Syntax:	
	CPU= <cpucore>;</cpucore>	
	Currently supported:	
	arm7	
	arm7tdmi	
	arm7tdmir3	
	arm7tdmir4	
	arm7tdmis	
	arm7tdmisr3	
	arm7tdmisr4	
	arm9	
	arm9tdmis	
	arm920t	
	arm922t	
	arm926ejs	
	arm946ejs	
	arm966es	
	arm968es	
	arm11	
	arm1136	
	arm1136j	
	arm1136js	
	arm1136jf	
	arm1136jfs	
	arm1156	
	arm1176	
	arm1176j	
	arm1176js	
	arm1176jf	
	arm1176jfs	
	cortex_m0	
	cortex_m1	
	cortex_m3	
	cortex_m3r1p0	
	cortex_m3r1p1	
	cortex_m3r2p0	
	cortex_r4	

Table 22: J-Link / J-Trace pinout

EXECUTING J-LINK SCRIPT FILES

In J-Link commander

When J-Link commander is started it searches for a script file called

Default.JLinkScript. If this file is found, it is executed instead of the standard auto detection of J-Link. If this file is not present, J-Link commander behaves as before and the normal auto-detection is performed.

In debugger IDE environment

To execute a script file out of your debugger IDE, simply select the script file to execute in the Settings tab of the J-Link control panel and click the save button (after the debug session has been started). Usually a project file for J-Link is set by the debugger, which allows the J-Link DLL to save the settings of the control panel in this project file. After selecting the script file restart your debug session. From now on, the script file will be executed when starting the debug session.

Command strings

The behavior of the J-Link can be customized via command strings passed to the JLinkARM.dll which controls J-Link. Applications such as the J-Link Commander, but also the C-SPY debugger which is part of the IAR Embedded Workbench, allow passing one or more command strings. Command line strings can be used for passing commands to J-Link (such as switching on target power supply), as well as customize the behavior (by defining memory regions and other things) of J-Link. The use of command strings enables options which can not be set with the configuration dialog box provided by C-SPY.

LIST OF AVAILABLE COMMANDS

The table below lists and describes the available command strings.

Command	Description
device	Selects the target device.
DisableFlashBPs	Disables the FlashPB feature.
DisableFlashDL	Disables the J-Link ARM FlashDL feature.
EnableFlashBPs	Enables the FlashPB feature.
EnableFlashDL	Enables the J-Link ARM FlashDL feature.
map exclude	Ignore all memory accesses to specified area.
map indirectread	Specifies an area which should be read indirect.
map ram	Specifies location of target RAM.
map reset	Restores the default mapping, which means all memory accesses are permitted.
SetAllowSimulation	Enable/Disable instruction set simulation.
SetCheckModeAfterRead	Enable/Disable CPSR check after read operations.
SetResetPulseLen	Defines the length of the RESET pulse in milliseconds.
SetResetType	Selects the reset strategy
SetRestartOnClose	Specifies restart behavior on close.
SetDbgPowerDownOnClose	Used to power-down the debug unit of the target CPU when the debug session is closed.
SetSysPowerDownOnIdle	Used to power-down the target CPU, when there are no transmissions between J-Link and target CPU, for a specified timeframe.
SupplyPower	Activates/Deactivates power supply over pin 19 of the JTAG connector.
SupplyPowerDefault	Activates/Deactivates power supply over pin 19 of the JTAG connector permanently.

Table 23: Available command line options

device

This command selects the target device.

Syntax

device = <DeviceID>

DeviceID has to be a valid device identifier. For a list of all available device identifiers please refer to chapter *Supported devices* on page 75.

Example

device = AT91SAM7S256

DisableFlashBPs

This command disables the FlashBP feature.

Syntax

DisableFlashBPs

DisableFlashDL

This command disables the J-Link ARM FlashDL feature.

Syntax

DisableFlashDL

EnableFlashBPs

This command enables the FlashBP feature.

Syntax

EnableFlashBPs

EnableFlashDL

This command enables the J-Link ARM FlashDL feature.

Syntax

EnableFlashDL

map exclude

This command excludes a specified memory region from all memory accesses. All subsequent memory accesses to this memory region are ignored.

Memory mapping

Some devices do not allow access of the entire 4GB memory area. Ideally, the entire memory can be accessed; if a memory access fails, the CPU reports this by switching to abort mode. The CPU memory interface allows halting the CPU via a WAIT signal. On some devices, the WAIT signal stays active when accessing certain unused memory areas. This halts the CPU indefinitely (until RESET) and will therefore end the debug session. This is exactly what happens when accessing critical memory areas. Critical memory areas should not be present in a device; they are typically a hardware design problem. Nevertheless, critical memory areas exist on some devices.

To avoid stalling the debug session, a critical memory area can be excluded from access: J-Link will not try to read or write to critical memory areas and instead ignore the access silently. Some debuggers (such as IAR C-SPY) can try to access memory in such areas by dereferencing non-initialized pointers even if the debugged program (the debuggee) is working perfectly. In situations like this, defining critical memory areas is a good solution.

Syntax 5 4 1

map exclude <SAddr>-<EAddr>

Example

This is an example for the map exclude command in combination with an NXP LPC2148 MCU.

Memory map

0x0000000-0x0007FFFF On-chip flash memory

 0x00080000-0x3FFFFFFF
 Reserved

 0x40000000-0x40007FFF
 On-chip SRAM

 0x40008000-0x7FCFFFFF
 Reserved

0x7FD00000-0x7FD01FFF On-chip USB DMA RAM

0x7FD02000-0x7FD02000 Reserved

0x7FFFD000-0x7FFFFFFF Boot block (remapped from on-chip flash memory)

0x80000000-0xDFFFFFFF Reserved
0xE0000000-0xEFFFFFFF VPB peripherals
0xF0000000-0xFFFFFFFF AHB peripherals

The "problematic" memory areas are:

 0x00080000-0x3FFFFFF
 Reserved

 0x40008000-0x7FCFFFF
 Reserved

 0x7FD02000-0x7FD02000
 Reserved

 0x80000000-0xDFFFFFF
 Reserved

To exclude these areas from being accessed through J-Link the map exclude command should be used as follows:

```
map exclude 0x00080000-0x3FFFFFFF
map exclude 0x40008000-0x7FCFFFFF
map exclude 0x7FD02000-0x7FD02000
map exclude 0x80000000-0xDFFFFFFF
```

map indirectread

This command can be used to read a memory area indirectly. Indirectly reading means that a small code snippet is downloaded into RAM of the target device, which reads and transfers the data of the specified memory area to the host. Before map indirectread can be called a RAM area for the indirectly read code snippet has to be defined. Use therefor the map ram command and define a RAM area with a size of >= 256 byte.

Typical applications

Refer to chapter Fast GPIO bug on page 92 for an example.

Syntax

map indirectread <StartAddressOfArea>-<EndAddress>

Example

map indirectread 0x3fffc000-0x3fffcfff

map ram

This command should be used to define an area in RAM of the target device. The area must be 256-byte aligned. The data which was located in the defined area will not be corrupted. Data which resides in the defined RAM area is saved and will be restored if necessary. This command has to be executed before map indirectread will be called.

Typical applications

Refer to chapter Fast GPIO bug on page 92 for an example.

Syntax

map ram <StartAddressOfArea>-<EndAddressOfArea>

Example

```
map ram 0x40000000-0x40003fff;
```

map reset

This command restores the default memory mapping, which means all memory accesses are permitted.

Typical applications

Used with other "map" commands to return to the default values. The map reset command should be called before any other "map" command is called.

Syntax

map reset

Example

map reset

SetAllowSimulation

This command can be used to enable or disable the instruction set simulation. By default the instruction set simulation is enabled.

Syntax

```
SetAllowSimulation = 0 | 1
```

Example

SetAllowSimulation 1 // Enables instruction set simulation

SetCheckModeAfterRead

This command is used to enable or disable the verification of the CPSR (current processor status register) after each read operation. By default this check is enabled. However this can cause problems with some CPUs (e.g. if invalid CPSR values are returned). Please note that if this check is turned off (SetCheckModeAfterRead = 0), the success of read operations cannot be verified anymore and possible data aborts are not recognized.

Typical applications

This verification of the CPSR can cause problems with some CPUs (e.g. if invalid CPSR values are returned). Note that if this check is turned off (SetCheckModeAfterRead = 0), the success of read operations cannot be verified anymore and possible data aborts are not recognized.

Syntax

SetCheckModeAfterRead = 0 | 1

Example

SetCheckModeAfterRead = 0

SetResetPulseLen

This command defines the length of the RESET pulse in milliseconds. The default for the RESET pulse length is 20 milliseconds.

Syntax

SetResetPulseLen = <value>

Example

SetResetPulseLen = 50

SetResetType

This command changes the reset strategy.

Typical applications

Refer to chapter Reset strategies on page 58 for additional informations about the different reset strategies.

Value	Description
0	Hardware, halt after reset (normal).
1	Hardware, halt with BP@0.
2	Software, for Analog Devices ADuC7xxx MCUs.

Table 24: List of possible value for command SetResetType

Syntax

SetResetType = <value>

Example

SetResetType = 0

SetRestartOnClose

This command specifies whether the J-Link restarts target execution on close. The default is to restart target execution. This can be disabled by using this command.

Syntax

SetRestartOnClose = 0 | 1

Example

SetRestartOnClose = 1

SetDbgPowerDownOnClose

When using this command, the debug unit of the target CPU is powered-down when the debug session is closed.

Note: This command works only for Cortex-M3 devices

Typical applications

This feature is useful to reduce the power consumption of the CPU when no debug session is active.

Syntax

SetDbgPowerDownOnClose = <value>

Example

```
\label{eq:setDbgPowerDownOnClose = 1 // Enables debug power-down on close. \\ SetDbgPowerDownOnClose = 0 // Disables debug power-down on close. \\
```

SetSysPowerDownOnIdle

When using this command, the target CPU is powered-down when no transmission between J-Link and the target CPU was performed for a specific time. When the next command is given, the CPU is powered-up.

Note: This command works only for Cortex-M3 devices.

Typical applications

This feature is useful to reduce the power consumption of the CPU.

Syntax

```
SetSysPowerDownOnIdle = <value>
```

Note: A 0 for <value> disables the power-down on idle functionality.

Example

SupplyPower

This command activates power supply over pin 19 of the JTAG connector. J-Link has the V5 supply over pin 19 activated by default.

Typical applications

This feature is useful for some eval boards that can be powered over the JTAG connector.

Syntax

```
SupplyPower = 0 | 1

Example
```

```
SupplyPower = 1
```

SupplyPowerDefault

This command activates power supply over pin 19 of the JTAG connector permanently. The J-Link has the V5 supply over pin 19 activated by default.

Typical applications

This feature is useful for some eval boards that can be powered over the JTAG connector.

Syntax 5 4 1

```
SupplyPowerDefault = 0 | 1
```

Example

```
SupplyPowerDefault = 1
```

USING COMMAND STRINGS

J-Link Commander

The J-Link command strings can be tested with the J-Link Commander. Use the command exec supplemented by one of the command strings.


```
SEGGER J-Link Commander U3.58c ('?' for help)
Compiled Jan 12 2007 12:54:38
DLL version U3.58c, compiled Jan 12 2007 12:54:35
Firmware: J-Link compiled Feb 09 2007 19:59:46 ARM Rev.5
Hardware: U5.30
S/N:
UTarget = 3.313U
JTAG speed: 30 kHz
Found 1 JTAG device, Total IRLen = 4:
Id of device #0: 0x4F1F0F0F
Found ARM with core Id 0x4F1F0F0F (ARM7)
J-Link>exec map exclude 0x10000000-0x3FFFFFFF
J-Link>=
```

Example

```
exec SupplyPower = 1
exec map reset
exec map exclude 0x10000000-0x3FFFFFFF
```


IAR Embedded Workbench

The J-Link command strings can be supplied using the C-SPY debugger of the IAR Embedded Workbench. Open the **Project options** dialog box and select **Debugger**.



On the Extra Options page, select Use command line options.

Enter --jlink_exec_command "<CommandLineOption>" in the textfield, as shown in the screenshot below. If more than one command should be used separate the commands with semicolon.



Switching off CPU clock during debug

We recommend not to switch off CPU clock during debug. However, if you do, you should consider the following:

Non-synthesizable cores (ARM7TDMI, ARM9TDMI, ARM920, etc.)

With these cores, the TAP controller uses the clock signal provided by the emulator, which means the TAP controller and ICE-Breaker continue to be accessible even if the CPU has no clock.

Therefore, switching off CPU clock during debug is normally possible if the CPU clock is periodically (typically using a regular timer interrupt) switched on every few ms for at least a few us. In this case, the CPU will stop at the first instruction in the ISR (typically at address 0x18).

Synthesizable cores (ARM7TDMI-S, ARM9E-S, etc.)

With these cores, the clock input of the TAP controller is connected to the output of a three-stage synchronizer, which is fed by clock signal provided by the emulator, which means that the TAP controller and ICE-Breaker are not accessible if the CPU has no clock.

If the RTCK signal is provided, adaptive clocking function can be used to synchronize the JTAG clock (provided by the emulator) to the processor clock. This way, the JTAG clock is stopped if the CPU clock is switched off.

If adaptive clocking is used, switching off CPU clock during debug is normally possible if the CPU clock is periodically (typically using a regular timer interrupt) switched on every few ms for at least a few us. In this case, the CPU will stop at the first instruction in the ISR (typically at address 0x18).

Cache handling

Most ARM systems with external memory have at least one cache. Typically, ARM7 systems with external memory come with a unified cache, which is used for both code and data. Most ARM9 systems with external memory come with separate caches for the instruction bus (I-Cache) and data bus (D-Cache) due to the hardware architecture.

CACHE COHERENCY

When debugging or otherwise working with a system with processor with cache, it is important to maintain the cache(s) and main memory coherent. This is easy in systems with a unified cache and becomes increasingly difficult in systems with hardware architecture. A write buffer and a D-Cache configured in write-back mode can further complicate the problem.

ARM9 chips have no hardware to keep the caches coherent, so that this is the responsibility of the software.

CACHE CLEAN AREA

J-Link / J-Trace handles cache cleaning directly through JTAG commands. Unlike other emulators, it does not have to download code to the target system. This makes setting up J-Link / J-Trace easier. Therefore, a cache clean area is not required.

CACHE HANDLING OF ARM7 CORES

Because ARM7 cores have a unified cache, there is no need to handle the caches during debug.

CACHE HANDLING OF ARM9 CORES

ARM9 cores with cache require J-Link / J-Trace to handle the caches during debug. If the processor enters debug state with caches enabled, J-Link / J-Trace does the following:

When entering debug state

J-Link / J-Trace performs the following:

- it stores the current write behavior for the D-Cache
- it selects write-through behavior for the D-Cache.

When leaving debug state

J-Link / J-Trace performs the following:

- it restores the stored write behavior for the D-Cache
- it invalidates the D-Cache.

Note: The implementation of the cache handling is different for different cores. However, the cache is handled correctly for all supported ARM9 cores.

Flash download and flash breakpoints

This chapter describes how flash download and flash breakpoints with J-Link work. In addition to that it contains a list of supported microcontrollers for J-Link.

Introduction

The JLinkARM.dll is able to use the flash download and flash breakpoints features. Only the flash breakpoints feature requires an additional license. For more information about flash download and flash breakpoints, please refer to Segger's *J-Link RDI User's Guide (UM08004)*, chapter *Flash download* and chapter *Breakpoints in flash memory*.

Licensing


Some J-Links are available with device-based licenses for flash download or flash breakpoints, but the standard J-Link does not come with a built-in license. You will need to obtain a license for every J-Link. For more information about the different license types, please refer to *License types* on page 25.

For a complete list of devices which are supported by the device-based licenses, please refer to Device list on page 26.


Entering a license

The easiest way to enter a license is the following:


Open the J-Link control panel window, go to the General tab and choose License.



Now the J-Link ARM license manager will open and show all licenses, both key-based and built-in licenses of J-Link.



Now choose **Add license** to add one or more new licenses. Enter your license(s) and choose **OK**. Now the licenses should have been added.



Supported devices

The following table lists the microcontrollers for which flash download and flash breakpoints are available.

Note:Only the devices listed below are currently supported with the flash breakpoint and flash download features. Both features currently work on the internal flash of the devices only. You need to make sure that the device you are using is supported.

The device is selected by its device identifier.

Manufacturer	Device ID	Devices
Analog Devices	ADuC7020x62	ADuC7020x62
Analog Devices	ADuC7021x32	ADuC7021x32
Analog Devices	ADuC7021x62	ADuC7021x62
Analog Devices	ADuC7022x32	ADuC7022x32
Analog Devices	ADuC7022x62	ADuC7022x62
Analog Devices	ADuC7024x62	ADuC7024x62
Analog Devices	ADuC7025x32	ADuC7025x32
Analog Devices	ADuC7025x62	ADuC7025x62
Analog Devices	ADuC7026x62	ADuC7026x62
Analog Devices	ADuC7027x62	ADuC7027x62
Analog Devices	ADuC7028x62	ADuC7028x62
Analog Devices	ADuC7030	ADuC7030
Analog Devices	ADuC7031	ADuC7031
Analog Devices	ADuC7032	ADuC7032
Analog Devices	ADuC7033	ADuC7033
Analog Devices**	ADuC7034	ADuC7034
Analog Devices	ADuC7038	ADuC7038
Analog Devices	ADuC7060	ADuC7060
Analog Devices**	ADuC7061	ADuC7061
Analog Devices**	ADuC7062	ADuC7062
Analog Devices	ADuC7128	ADuC7128
Analog Devices	ADuC7129	ADuC7129
Analog Devices	ADuC7229x126	ADuC7229x126
Atmel* [∞] k	AT91FR40162	AT91FR40162
Atmel* [∞] k	AT9ISAM3NIA	AT9ISAM3NIA
Atmel* [∞] k	AT91SAM3N2A	AT91SAM3N2A
Atmel* [∞] k	AT91SAM3N4A	AT91SAM3N4A
Atmel* [∞] k	AT9ISAM3NIB	AT9ISAM3NIB
Atmel* [∞] k	AT91SAM3N2B	AT91SAM3N2B
Atmel* [∞] k	AT91SAM3N4B	AT91SAM3N4B
Atmel* [∞] k	AT9ISAM3NIC	AT9ISAM3NIC
Atmel**	AT91SAM3N2C	AT91SAM3N2C
Atmel**	AT91SAM3N4C	AT9ISAM3N4C
Atmel**	AT91SAM3S1A	AT9ISAM3SIA
Atmel**	AT91SAM3S2A	AT91SAM3S2A
Atmel**	AT91SAM3S4A	AT91SAM3S4A
Atmel**	AT91SAM3S1B	AT9ISAM3SIB
Atmel**	AT91SAM3S2B	AT91SAM3S2B
Atmel**	AT91SAM3S4B	AT91SAM3S4B
Atmel**	AT91SAM3S1C	AT9ISAM3SIC

Table 25: Supported microcontrollers

Manufacturer	Device ID	Devices
Atmel**	AT91SAM3S2C	AT91SAM3S2C
Atmel**	AT91SAM3S4C	AT91SAM3S4C
Atmel	AT91SAM3U1C	AT9ISAM3UIC
Atmel**	AT91SAM3U2C	AT91SAM3U2C
Atmel**	AT91SAM3U4C	AT91SAM3U4C
Atmel**	AT91SAM3U1E	AT9ISAM3UIE
Atmel**	AT91SAM3U2E	AT91SAM3U2E
Atmel**	AT91SAM3U4E	AT91SAM3U4E
Atmel	AT91SAM7A3	AT91SAM7A3
Atmel**	AT91SAM7L64	AT91SAM7L64
Atmel**	AT91SAM7L128	AT91SAM7L128
Atmel	AT91SAM7S32	AT91SAM7S32
Atmel	AT91SAM7S321	AT91SAM7S321
Atmel	AT91SAM7S64	AT91SAM7S64
Atmel	AT91SAM7S128	AT91SAM7S128
Atmel	AT91SAM7S256	AT91SAM7S256
Atmel	AT91SAM7S512	AT91SAM7S512
Atmel	AT91SAM7SE32	AT91SAM7SE32
Atmel	AT91SAM7SE256	AT91SAM7SE256
Atmel	AT91SAM7SE512	AT91SAM7SE512
Atmel	AT91SAM7X128	AT91SAM7X128
Atmel	AT91SAM7X256	AT91SAM7X256
Atmel	AT91SAM7X512	AT9ISAM7X512
Atmel	AT91SAM7XC128	AT9ISAM7XC128
Atmel	AT91SAM7XC256	AT91SAM7XC256
Atmel	AT91SAM7XC512	AT9ISAM7XC512
Atmel**	AT91SAM9XE128	AT91SAM9XE128
Atmel**	AT91SAM9XE256	AT91SAM9XE256
Atmel**	AT91SAM9XE512	AT91SAM9XE512
Ember**	EM351	EM351
Ember**	EM357	EM357
Energy Micro**	EFM32G200F16	EFM32G200F16
Energy Micro**	EFM32G200F32	EFM32G200F32
Energy Micro**	EFM32G200F64	EFM32G200F64
Energy Micro**	EFM32G210F128	EFM32G210F128
Energy Micro**	EFM32G230F32	EFM32G230F32
Energy Micro [*]	EFM32G230F64	EFM32G230F64
Energy Micro**	EFM32G230F128	EFM32G230F128
Energy Micro**	EFM32G280F32	EFM32G280F32
Energy Micro**	EFM32G280F64	EFM32G280F64
Energy Micro**	EFM32G280F128	EFM32G280F128
Energy Micro**	EFM32G290F32	EFM32G290F32
Energy Micro**	EFM32G290F64	EFM32G290F64
Energy Micro**	EFM32G290F128	EFM32G290F128
Energy Micro**	EFM32G840F32	EFM32G840F32
Energy Micro [*]	EFM32G840F64	EFM32G840F64
Energy Micro [*]	EFM32G840F128	EFM32G840F128
Table 25: Supported microcol	ntrollers	

Table 25: Supported microcontrollers

Table 25: Supported microcontrollers

Manufacturer	Device ID	Devices
Luminary	LM3S2432	LM3S2432
Luminary	LM3S2533	LM3S2533
Luminary	LM3S2620	LM3S2620
Luminary	LM3S2637	LM3S2637
Luminary	LM3S2651	LM3S2651
Luminary	LM3S2730	LM3S2730
Luminary	LM3S2739	LM3S2739
Luminary	LM3S2939	LM3S2939
Luminary	LM3S2948	LM3S2948
Luminary	LM3S2950	LM3S2950
Luminary	LM3S2965	LM3S2965
Luminary**	LM3S3739	LM3S3739
Luminary**	LM3S3748	LM3S3748
Luminary**	LM3S3749	LM3S3749
Luminary**	LM3S3826	LM3S3826
Luminary**	LM3S3J26	LM3S3J26
Luminary**	LM3S3N26	LM3S3N26
Luminary**	LM3S3W26	LM3S3W26
Luminary**	LM3S3Z26	LM3S3Z26
Luminary	LM3S6100	LM3S6100
Luminary	LM3S6110	LM3S6110
Luminary	LM3S6420	LM3S6420
Luminary	LM3S6422	LM3S6422
Luminary	LM3S6432	LM3S6432
Luminary	LM3S6610	LM3S6610
Luminary	LM3S6633	LM3S6633
Luminary	LM3S6637	LM3S6637
Luminary	LM3S6730	LM3S6730
Luminary	LM3S6918	LM3S6918
Luminary	LM3S6938	LM3S6938
Luminary	LM3S6952	LM3S6952
Luminary	LM3S6965	LM3S6965
Luminary**	LM3S8530	LM3S8530
Luminary**	LM3S8538	LM3S8538
Luminary**	LM3S8630	LM3S8630
Luminary**	LM3S8730	LM3S8730
Luminary**	LM3S8733	LM3S8733
Luminary**	LM3S8738	LM3S8738
Luminary**	LM3S8930	LM3S8930
Luminary**	LM3S8933	LM3S8933
Luminary**	LM3S8938	LM3S8938
Luminary**	LM3S8962	LM3S8962
Luminary**	LM3S8971	LM3S8971
Luminary**	LM3S9790	LM3S9790
Luminary**	LM3S9792	LM3S9792
Luminary**	LM3S9997	LM3S9997
Luminary**	LM3S9B90	LM3S9B90
Table 25: Supported microcon	ntrollers	

Table 25: Supported microcontrollers

Table 25: Supported microcontrollers

Manufacturer	Device ID	Devices	
NXP	LPC2366	LPC2366	
NXP**	LPC2367	LPC2367	
NXP	LPC2368	LPC2368	
NXP**	LPC2377	LPC2377	
NXP	LPC2378	LPC2378	
NXP	LPC2387	LPC2387	
NXP	LPC2388	LPC2388	
NXP**	LPC2458	LPC2458	
NXP	LPC2468	LPC2468	
NXP	LPC2478	LPC2478	
NXP**	LPC2917	LPC2917	
NXP**	LPC2919	LCP2919	
NXP**	LPC2927	LPC2927	
NXP**	LPC2929	LPC2929	
NXP*	PCF87750	PCF87750	
NXP*	SJA2010	SJA2010	
NXP*	SJA2510	SJA2510	
OKI	ML67Q4002	ML67Q4002	
OKI	ML67Q4003	ML67Q4003	
OKI	ML67Q4050	ML67Q4050	
OKI	ML67Q4051	ML67Q4051	
OKI	ML67Q4060	ML67Q4060	
OKI	ML67Q4061	ML67Q4061	
Samsung*	S3F445HX	S3F445HX	
ST	STM32F101C6	STM32F101C6	
ST	STM32F101C8	STM32F101C8	
ST	STM32F101CB	STM32F101CB	
ST	STM32F101R6	STM32FI0IR6	
ST	STM32F101R8	STM32FI0IR8	
ST	STM32F101RB	STM32FI0IRB	
ST	STM32F101RC	STM32F101RC	
ST	STM32F101RD	STM32FI0IRD	
ST	STM32F101RE	STM32F101RE	
ST	STM32F101T6	STM32F101T6	
ST	STM32F101T8	STM32F101T8	
ST	STM32F101V8	STM32F101V8	
ST	STM32F101VB	STM32F101VB	
ST	STM32F101VC	STM32F101VC	
ST	STM32F101VD	STM32F101VD	
ST	STM32F101VE	STM32F101VE	
ST	STM32F101ZC	STM32F101ZC	
ST	STM32F101ZD	STM32F101ZD	
ST	STM32F101ZE	STM32F101ZE	
ST	STM32F102C6	STM32F102C6	
ST	STM32F102C8	STM32F102C8	
ST	STM32F102CB	STM32F102CB	
ST	STM32F103C6	STM32F103C6	

Table 25: Supported microcontrollers

Table 25: Supported microcontrollers

ST STR/SSFR1 STR/SSFR2 STR/SSFR2 ST STR/SSFV2 STR/SSFV0 ST STR/SSFV1 STR/SSFV2 ST STR/SSFV2 STR/SSFV2 ST STR/SSFV2 STR/SSFV2 ST STR/SUGAM32 STR/SUGAM32 ST STR/SUGAM44 STR/SUGAM44	Manufacturer	Device ID	Devices	
ST STR755FV0 STR755FV1 ST STR755FV2 STR755FV2 ST STR910FAH32 STR910FAH32 ST STR910FAH32 STR910FAH32 ST STR910FAH32 STR910FAH32 ST STR910FAH32 STR910FAH32 ST STR911FAM44 STR911FAM44 ST STR911FAM44 STR911FAM44 ST STR911FAM44 STR911FAM46 ST STR911FAM44 STR911FAM47 ST STR911FAM44 STR911FAM47 ST STR911FAW44 STR911FAW44 ST STR911FAW44 STR911FAW44 ST STR911FAW44 STR911FAW46 ST STR911FAW46 STR911FAW47 ST STR911FAW42 STR911FM42 ST STR911FAW42 STR911FW42 ST STR911FW42 STR911FW42 ST STR91FAW42 STR91FAW42 ST STR91FAW42 STR91FAW42 ST STR91FAW44 STR91FAW42 ST </td <td>ST</td> <td>STR755FR1</td> <td colspan="2">STR755FR1</td>	ST	STR755FR1	STR755FR1	
ST STR755FV1 STR755FV2 STR755FV2 ST STR910FAM32 STR910FAM32 STR910FAM32 ST STR910FAM32 STR910FAM32 STR910FAM32 ST STR910FAM32 STR910FAM32 STR910FAM32 ST STR911FAM44 STR911FAM42 STR911FAM44 ST STR911FAM46 STR911FAM46 STR911FAM46 ST STR911FAW41 STR911FAW42 STR911FAW42 ST STR911FAW44 STR911FAW42 STR911FAW42 ST STR911FAW44 STR911FAW46 STR911FAW46 ST STR911FAW47 STR911FAW47 STR911FAW47 ST STR911FAW42 STR911FAW42 STR911FAW42 ST STR911FW42 STR911FAW42 STR911FAW42 ST STR911FW42 STR911FW42 STR911FW42 ST STR911FW44 STR911FW42 STR911FW44 ST STR911FAW44 STR911FW44 STR911FAW42 ST STR912FAW44 STR912FAW42 STR912FAW42 ST S	ST	STR755FR2	STR755FR2	
ST STR755FV2 STR910FAM32 STR910FAM32 ST STR910FAM32 STR910FAM32 STR910FAM32 ST STR910FAM32 STR910FAM32 STR910FAM32 ST STR911FAM42 STR911FAM44 STR911FAM44 ST STR911FAM44 STR911FAM46 STR911FAM46 ST STR911FAM44 STR911FAM46 STR911FAM46 ST STR911FAM44 STR911FAM47 STR911FAM42 ST STR911FAM42 STR911FAM42 STR911FAM42 ST STR911FAM44 STR911FAM44 STR911FAM44 ST STR911FM44 STR911FAM47 STR911FAM42 ST STR911FM42 STR911FM42 STR911FM42 ST STR911FM42 STR911FM42 STR911FM42 ST STR911FW42 STR911FW42 STR911FW44 ST STR911FW42 STR911FW44 STR911FW44 ST STR912FAW42 STR912FAW42 STR912FAW42 ST STR912FAW42 STR912FAW42 STR912FAW44 ST ST	ST	STR755FV0	STR755FV0	
ST STR910FAM32 STR910FAM34 STR910FAM34 STR911FAM44 STR911FAM44 STR911FAM46 STR911FAM46 STR911FAM46 STR911FAM46 STR911FAM47 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM46 STR911FAM47 STR911FAM46 STR911FAM47 STR911FAM47 STR911FAM46 STR911FAM42 STR911FAM46 STR911FAM46 STR911FAM46 STR911FAM46 STR911FAM46 STR911FAM44 ST	ST	STR755FVI	STR755FVI	
ST STR910FAW32 STR910FAW32 STR910FAW32 STR910FAZ32 STR910FAZ32 STR910FAZ32 STR910FAZ32 STR910FAZ32 STR910FAM42 STR910FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM46 STR911FAM46 STR911FAM46 STR911FAM47 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM46 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM44 STR911FAM47 STR911FAM44 STR911FAM42 STR911FAM42 STR911FAM42 STR911FAM44 STR912FAM44 ST	ST	STR755FV2	STR755FV2	
ST STR910FAZ32 STR910FAZ32 ST STR911FAM42 STR911FAM42 ST STR911FAM44 STR911FAM44 ST STR911FAM44 STR911FAM46 ST STR911FAM47 STR911FAM47 ST STR911FAW42 STR911FAW42 ST STR911FAW44 STR911FAW46 ST STR911FAW46 STR911FAW46 ST STR911FAW46 STR911FAW47 ST STR911FAW47 STR911FAW47 ST STR911FAW46 STR911FAW47 ST STR911FAW42 STR911FAW42 ST STR911FAW42 STR911FAW42 ST STR911FAW42 STR911FAW42 ST STR911FAW42 STR911FAW42 ST STR912FAW42 STR911FAW42 ST STR912FAW44 STR912FAW42 ST STR912FAW44 STR912FAW46 ST STR912FAW46 STR912FAW46 ST STR912FAW46 STR912FAW47 ST STR912FAW46 STR912FAW47 <tr< td=""><td>ST</td><td>STR910FAM32</td><td>STR910FAM32</td></tr<>	ST	STR910FAM32	STR910FAM32	
ST STR911FAM42 STR911FAM44 STR911FAM44 ST STR911FAM46 STR911FAM46 STR911FAM46 ST STR911FAM47 STR911FAM47 STR911FAM42 ST STR911FAW44 STR911FAW44 STR911FAW44 ST STR911FAW44 STR911FAW46 STR911FAW46 ST STR911FAW47 STR911FAW46 STR911FAW47 ST STR911FM32 STR911FAW2 STR911FAW2 ST STR911FM42 STR911FM42 STR911FM42 ST STR911FM44 STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 STR911FW44 ST STR912FAW42 STR912FAW32 STR912FAW32 ST STR912FAW44 STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW44 STR912FAW44 ST STR912FAW44 STR912FAW46 STR912FAW47 ST STR912FAW47 STR912FAW47 STR912FAW47 ST STR912FAW47 STR912FAW47 STR912FAW47 ST <td< td=""><td>ST</td><td>STR910FAW32</td><td>STR910FAW32</td></td<>	ST	STR910FAW32	STR910FAW32	
ST STR911FAM44 STR911FAM46 ST STR911FAM46 STR911FAM46 ST STR911FAM47 STR911FAM47 ST STR911FAW44 STR911FAW44 ST STR911FAW44 STR911FAW44 ST STR911FAW47 STR911FAW47 ST STR911FM32 STR911FM32 ST STR911FM4 STR911FM42 ST STR911FM4 STR911FM44 ST STR911FM4 STR911FM44 ST STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 ST STR911FW44 STR911FW42 ST STR912FAW42 STR911FW44 ST STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW44 ST <td>ST</td> <td>STR910FAZ32</td> <td>STR910FAZ32</td>	ST	STR910FAZ32	STR910FAZ32	
ST STR91IFAM46 STR91IFAM47 ST STR91IFAM47 STR91IFAM47 ST STR91IFAW42 STR91IFAW42 ST STR91IFAW44 STR91IFAW44 ST STR91IFAW46 STR91IFAW46 ST STR91IFM44 STR91IFM47 ST STR91IFM42 STR91IFM42 ST STR91IFM44 STR91IFM44 ST STR91IFW44 STR91IFW42 ST STR91IFW42 STR91IFW44 ST STR91IFW44 STR91IFW44 ST STR912FAW32 STR912FAW32 ST STR912FAW32 STR912FAW32 ST STR912FAW32 STR912FAW32 ST STR912FAW32 STR912FAW32 ST STR912FAW44 STR912FAW44 ST STR912FAW44 STR912FAW47 ST STR912FAW47 STR912FAW47 ST STR912FAW32 STR912FAW32 ST STR912FAW32 STR912FAW32 ST STR912FAW32 STR912FAW32 <t< td=""><td>ST</td><td>STR911FAM42</td><td>STR911FAM42</td></t<>	ST	STR911FAM42	STR911FAM42	
ST STR911FAM47 STR911FAW42 STR911FAW42 ST STR911FAW44 STR911FAW44 STR911FAW46 ST STR911FAW46 STR911FAW46 STR911FAW47 ST STR911FM32 STR911FM32 STR911FM32 ST STR911FM32 STR911FM42 STR911FM42 ST STR911FM44 STR911FW42 STR911FW44 ST STR911FW32 STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 STR911FW42 ST STR911FW44 STR911FW42 STR91FW42 ST STR91FW44 STR91FW44 STR91FW44 ST STR91FW44 STR91FW44 STR91FW44 ST STR91FW44 STR91FW44 STR91FW44 ST STR91FW46 STR91FW47 STR91FW47 ST STR91FW47 STR91FW47 STR91FW47 ST STR91FW44 STR91FW42 STR91FW42 ST STR91FW42 STR91FW42 STR91FW42 ST STR91FW42 STR91FW42	ST	STR911FAM44	STR911FAM44	
ST STR91IFAW42 STR91IFAW44 ST STR91IFAW44 STR91IFAW46 ST STR91IFAW46 STR91IFAW46 ST STR91IFAW47 STR91IFAW47 ST STR91IFM42 STR91IFM32 ST STR91IFM42 STR91IFW42 ST STR91IFW32 STR91IFW42 ST STR91IFW42 STR91IFW42 ST STR91IFW42 STR91IFW42 ST STR91IFW44 STR91IFW44 ST STR91IFW44 STR91IFW44 ST STR91IFW44 STR91IFW44 ST STR91IFW44 STR91IFW44 ST STR91IFW44 STR91IFW42 ST STR91IFW44 STR91IFW42 ST STR91IFW44 STR91IFW44 ST	ST	STR911FAM46	STR911FAM46	
ST STR911FAW44 STR911FAW46 ST STR911FAW46 STR911FAW47 ST STR911FAW47 STR911FAW47 ST STR911FM32 STR911FM32 ST STR911FM42 STR911FM42 ST STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 ST STR911FW44 STR911FW42 ST STR911FW44 STR911FW42 ST STR911FW44 STR911FW42 ST STR912FAW32 STR912FAW32 ST STR912FAW42 STR912FAW32 ST STR912FAW42 STR912FAW32 ST STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW46 ST STR912FAW47 STR912FAW44 ST STR912FAW47 STR912FAW44 ST STR912FAW44 STR912FAW44 ST STR912FAW42 STR912FW42 ST STR912FW42 STR912FW42 ST<	ST	STR911FAM47	STR911FAM47	
ST STR911FAW46 STR911FAW47 ST STR911FAW47 STR911FAW47 ST STR911FM32 STR911FM32 ST STR911FM42 STR911FM44 ST STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 ST STR91FW44 STR911FW42 ST STR912FAW43 STR912FAW42 ST STR912FAW44 STR912FAW42 ST STR912FAW44 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW46 ST STR912FAW46 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ44 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FW32 STR912FW32 ST STR912FW32 STR912FW42 ST STR912FW32 STR912FW44 ST <td>ST</td> <td>STR911FAW42</td> <td>STR911FAW42</td>	ST	STR911FAW42	STR911FAW42	
ST STR911FAW47 STR911FM32 STR911FM32 ST STR911FM42 STR911FM42 ST STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 ST STR912FAW44 STR911FW44 ST STR912FAW42 STR912FAW32 ST STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW42 ST STR912FAW44 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW47 ST STR912FAW47 STR912FAW47 ST STR912FAW44 STR912FAW46 ST STR912FAW44 STR912FAW46 ST STR912FM32 STR912FM32 ST STR912FW42 STR912FW42 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW42 ST STR912FW44 STR912FW42	ST	STR911FAW44	STR911FAW44	
ST STR911FM32 STR911FM42 STR911FM42 ST STR911FM44 STR911FM44 STR911FM44 ST STR911FW32 STR911FW42 STR911FW42 ST STR911FW42 STR911FW42 STR911FW44 ST STR912FAW32 STR912FAW32 STR912FAW32 ST STR912FAW44 STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW44 STR912FAW44 ST STR912FAW44 STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW47 STR912FAW47 ST STR912FAW47 STR912FAW47 STR912FAW42 ST STR912FAZ44 STR912FAZ44 STR912FAZ44 ST STR912FM32 STR912FM32 STR912FM32 ST STR912FM32 STR912FM42 STR912FW42 ST STR912FW42 STR912FW42 STR912FW42 ST STR912FW44 STR912FW42 STR912FW42 ST STR912FW44 STR912FW42 STR912FW42 ST STR912FW44 <td>ST</td> <td>STR911FAW46</td> <td>STR911FAW46</td>	ST	STR911FAW46	STR911FAW46	
ST STR911FM42 STR911FM44 ST STR911FW44 STR911FW42 ST STR911FW42 STR911FW42 ST STR911FW44 STR911FW44 ST STR912FAW32 STR912FAW32 ST STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW47 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM32 STR912FM42 ST STR912FM44 STR912FW42 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TM5470R1A28 TM5470R1A28 TI TM5470R1A28 TM5470R1A286 TI<	ST	STR911FAW47	STR911FAW47	
ST STR911FM44 STR911FW32 STR911FW32 ST STR911FW42 STR911FW42 ST STR911FW44 STR911FW44 ST STR912FAW32 STR912FAW32 ST STR912FAW32 STR912FAW32 ST STR912FAW44 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW46 ST STR912FAW47 STR912FAW47 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ46 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM32 STR912FM42 ST STR912FM42 STR912FW42 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TM5470R1A256 TM5470R1A28 TI TM5470R1A256 TM5470R1A288	ST	STR911FM32	STR911FM32	
ST STR911FW32 STR911FW42 STR911FW42 ST STR911FW44 STR911FW44 STR911FW44 ST STR912FAW32 STR912FAW32 STR912FAW42 ST STR912FAW44 STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW46 STR912FAW47 ST STR912FAZ42 STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ44 STR912FAZ44 ST STR912FAZ44 STR912FAZ44 STR912FAZ46 ST STR912FAZ46 STR912FAZ47 STR912FAZ47 ST STR912FAZ47 STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 STR912FM42 ST STR912FW42 STR912FW42 STR912FW42 ST STR912FW42 STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 STR912FW44 TI TM5470R1A64 TM5470R1A64 TM5470R1A64 TI TM5470R1A64 TM5470R1A64 TM5470R1A288 TI TM54	ST	STR911FM42	STR911FM42	
ST STR911FW42 STR911FW42 ST STR911FW44 STR911FW44 ST STR912FAW32 STR912FAW32 ST STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW46 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ44 STR912FAZ46 ST STR912FAZ44 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FW42 STR912FW42 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A28 TMS470R1A28 TI TMS470R1A28 TMS470R1A28 TI TMS470R1A384 TMS470R1B512	ST	STR911FM44	STR911FM44	
ST STR911FW44 STR911FW44 ST STR912FAW32 STR912FAW32 ST STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW46 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ46 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FW42 STR912FW43 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A28 TMS470R1A28 TI TMS470R1A28 TMS470R1A28 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1B512 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B1M	ST	STR911FW32	STR911FW32	
ST STR912FAW32 STR912FAW42 ST STR912FAW42 STR912FAW42 ST STR912FAW44 STR912FAW44 ST STR912FAW46 STR912FAW46 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FW32 STR912FW42 ST STR912FW32 STR912FW42 ST STR912FW44 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A128 TMS470R1A28 TI TMS470R1A286 TMS470R1A286 TI TMS470R1A384 TMS470R1B512 TI TMS470R1B512 TMS470R1B518 TI TMS470R1B1BM TMS470R1B1BM	ST	STR911FW42	STR911FW42	
ST STR912FAW42 STR912FAW44 ST STR912FAW44 STR912FAW46 ST STR912FAW46 STR912FAW47 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ46 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FM44 STR912FW42 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A286 TMS470R1A286 TI TMS470R1A288 TMS470R1A288 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1BIM TI TMS470R1BIM TMS470R1BIM	ST	STR911FW44	STR911FW44	
ST STR912FAW44 STR912FAW46 ST STR912FAW46 STR912FAW46 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ46 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FM44 STR912FW42 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A28 TMS470R1A28 TI TMS470R1A288 TMS470R1A288 TI TMS470R1B384 TMS470R1B384 TI TMS470R1B512 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1P5288	ST	STR912FAW32	STR912FAW32	
ST STR912FAW46 STR912FAW47 ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ46 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM32 ST STR912FM44 STR912FW44 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A28 TMS470R1A28 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1B312 TI TMS470R1B512 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1VF288	ST	STR912FAW42	STR912FAW42	
ST STR912FAW47 STR912FAW47 ST STR912FAZ42 STR912FAZ42 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ46 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FW44 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A286 TMS470R1A286 TI TMS470R1B384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M	ST	STR912FAW44	STR912FAW44	
ST STR912FAZ42 STR912FAZ44 ST STR912FAZ44 STR912FAZ44 ST STR912FAZ46 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FW44 STR912FW44 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A28 TMS470R1A28 TI TMS470R1A286 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	ST	STR912FAW46	STR912FAW46	
ST STR912FAZ44 STR912FAZ46 ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FM44 STR912FM44 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1P288	ST	STR912FAW47	STR912FAW47	
ST STR912FAZ46 STR912FAZ47 ST STR912FAZ47 STR912FM32 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FM44 STR912FM44 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M	ST	STR912FAZ42	STR912FAZ42	
ST STR912FAZ47 STR912FAZ47 ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FM44 STR912FW44 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1B312 TMS470R1B312 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	ST	STR912FAZ44	STR912FAZ44	
ST STR912FM32 STR912FM32 ST STR912FM42 STR912FM42 ST STR912FM44 STR912FW44 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1B1M	ST	STR912FAZ46	STR912FAZ46	
ST STR912FM42 STR912FM44 ST STR912FM44 STR912FM44 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1B1M TMS470R1VF288	ST	STR912FAZ47	STR912FAZ47	
ST STR912FM44 STR912FM44 ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	ST	STR912FM32	STR912FM32	
ST STR912FW32 STR912FW32 ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	ST	STR912FM42	STR912FM42	
ST STR912FW42 STR912FW42 ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1BIM TMS470R1BIM TI TMS470R1VF288 TMS470R1VF288	ST	STR912FM44	STR912FM44	
ST STR912FW44 STR912FW44 TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1BIM TMS470R1BIM TI TMS470R1VF288 TMS470R1VF288	ST	STR912FW32	STR912FW32	
TI TMS470R1A64 TMS470R1A64 TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1BIM TMS470R1BIM TI TMS470R1VF288 TMS470R1VF288	ST	STR912FW42	STR912FW42	
TI TMS470R1A128 TMS470R1A128 TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1BIM TMS470R1BIM TI TMS470R1VF288 TMS470R1VF288	ST	STR912FW44	STR912FW44	
TI TMS470R1A256 TMS470R1A256 TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1BIM TMS470R1BIM TI TMS470R1VF288 TMS470R1VF288	TI	TMS470R1A64	TMS470R1A64	
TI TMS470R1A288 TMS470R1A288 TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	TI	TMS470R1A128	TMS470R1A128	
TI TMS470R1A384 TMS470R1A384 TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	TI	TMS470R1A256	TMS470R1A256	
TI TMS470R1B512 TMS470R1B512 TI TMS470R1B768 TMS470R1B768 TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	TI	TMS470R1A288	TMS470R1A288	
TI TMS470R1B768 TMS470R1B768 TI TMS470R1BIM TMS470R1BIM TI TMS470R1VF288 TMS470R1VF288	TI	TMS470R1A384	TMS470R1A384	
TI TMS470R1B1M TMS470R1B1M TI TMS470R1VF288 TMS470R1VF288	TI	TMS470R1B512	TMS470R1B512	
TI TMS470R1VF288 TMS470R1VF288	TI	TMS470R1B768	TMS470R1B768	
	TI	TMS470RIBIM	TMS470RIBIM	
TI TMS470R1VF688 TMS470R1VF688	TI	TMS470R1VF288	TMS470R1VF288	
	TI	TMS470R1VF688	TMS470R1VF688	

Table 25: Supported microcontrollers

Manufacturer	Device ID	Devices
TI	TMS470R1VF689	TMS470R1VF689
Toshiba**	TMPM330FDFG	TMPM330FDFG

Table 25: Supported microcontrollers


Using flash download and flash breakpoints

The J-Link ARM flash download and flash breakpoints features can be used by IAR Embedded Workbench.

IAR EMBEDDED WORKBENCH

To use the J-Link FlashBP with IAR Embedded Workbench is quite simple:


First, choose the right device in the project settings if not already done. The device settings can be found at **Project->Options->General Options->Target**.




^{*}Supported by J-Flash only.

^{**}Not supported by J-Link ARM RDI

To use J-Link ARM FlashDL the IAR flashloader has to be disabled (the FlashBP feature can also be used when IAR flashloader is enabled). To disable the IAR flashloader the checkbox **Use flash loader(s)** at **Project->Options->Debugger->Download** has to be disabled, as shown below.



If you use the IAR project for the first time, the use of J-Link ARM FlashDL and FlashBPs is set to **Auto**, which is the default value. For more information about different configurations for J-Link ARM FlashDL and FlashBPs refer to *Settings* on page 54. Now you can start the debug session. If you run this project for the first time a settings file is created in which the configuration of J-Link ARM FlashDL and FlashBPs is saved. This settings file is created for every project configuration (for example Debug_RAM, Debug_FLASH), so you can save different J-Link ARM FlashDL and FlashBP configurations for different project configurations. When the debug session starts, you should see the selected target in the **Device** tab of the J-Link status window. When the debug session is running you can modify the settings regarding J-Link ARM FlashDL and FlashBPs, in the **Settings** tab and save them to the settings file.



Currently changes in this tab will take effect next time the debug session is started.

Device specifics

This chapter gives some additional information about specific devices.

Analog Devices

J-Link has been tested with the following MCUs from Analog Devices, but should work with any ARM7/9 and Cortex-M3 device:

- ADuC7020x62
- ADuC7021x32
- ADuC7021x62
- ADuC7022x32
- ADuC7022x62
- ADuC7024x62
- ADuC7025x32
- ADuC7025x62
- ADuC7026x62
- ADuC7027x62
- ADuC7030
- ADuC7031
- ADuC7032ADuC7033
- ADuC7033ADuC7060
- ADuC7128
- ADuC7129
- ADuC7229x126

ADUC7XXX

All devices of this family are supported by J-Link.

Software reset

A special reset strategy has been made available for Analog Devices ADuC7xxx MCUs. This special reset strategy is a software reset. "Software reset" means basically no reset, just changing the CPU registers such as PC and CPSR.

The software reset for Analog Devices ADuC7xxxx executes the following sequence:

- The CPU is halted
- A software reset sequence is downloaded to RAM
- A breakpoint at address 0 is set
- The software reset sequence is executed.

It is recommended to use this reset strategy. This sequence performs a reset of CPU and peripherals and halts the CPU before executing instructions of the user program. It is the recommended reset sequence for Analog Devices ADuC7xxx MCUs and works with these devices only.

This information is applicable to the following devices:

- Analog ADuC7020x62
- Analog ADuC7021x32

- Analog ADuC7021x62
- Analog ADuC7022x32
- Analog ADuC7022x62
- Analog ADuC7024x62
- Analog ADuC7025x32
- Analog ADuC7025x62
- Analog ADuC7026x62
- Analog ADuC7027x62
- Analog ADuC7030
- Analog ADuC7031
- Analog ADuC7032
- Analog ADuC7033
- Analog ADuC7128
- Analog ADuC7129
- Analog ADuC7229x126

ATMEL

J-Link has been tested with the following ATMEL devices, but should work with any ARM7/9 and Cortex-M3 device:

- AT91SAM7A3
- AT91SAM7S32
- AT91SAM7S321
- AT91SAM7S64
- AT91SAM7S128
- AT91SAM7S256
- AT91SAM7S512
- AT91SAM7SE32
- AT91SAM7SE256
- AT91SAM7SE512
- AT91SAM7X128
- AT91SAM7X256
- AT91SAM7X512
- AT91SAM7XC128
- AT91SAM7XC256
- AT91SAM7XC512AT91RM9200
-
- AT91SAM9260
- AT91SAM9261
- AT91SAM9262
- AT91SAM9263

AT91SAM7

All devices of this family are supported by J-Link.

Reset strategy

The reset pin of the device is per default disabled. This means that the reset strategies which rely on the reset pin (low pulse on reset) do not work per default. For this reason a special reset strategy has been made available.

It is recommended to use this reset strategy. This special reset strategy resets the peripherals by writing to the RSTC_CR register. Resetting the peripherals puts all peripherals in the defined reset state. This includes memory mapping register, which means that after reset flash is mapped to address 0. It is also possible to achieve the same effect by writing 0x4 to the RSTC_CR register located at address 0xfffffd00.

This information is applicable to the following devices:

- AT91SAM7S (all devices)
- AT91SAM7SE (all devices)
- AT91SAM7X (all devices)
- AT91SAM7XC (all devices)
- AT91SAM7A (all devices)

Memory mapping

Either flash or RAM can be mapped to address 0. After reset flash is mapped to address 0. In order to map RAM to address 0, a 1 can be written to the RSTC_CR register. Unfortunately, this remap register is a toggle register, which switches between RAM and flash with every time bit zero is written.

In order to achieve a defined mapping, there are two options:

- I Use the software reset described above.
- 2 Test if RAM is located at 0 using multiple read/write operations and testing the results.

Clearly 1. is the easiest solution and is recommended.

This information is applicable to the following devices:

- AT91SAM7S (all devices)
- AT91SAM7SE (all devices)
- AT91SAM7X (all devices)
- AT91SAM7XC (all devices)
- AT91SAM7A (all devices)

Recommended init sequence

In order to work with an ATMEL AT91SAM7 device, it has to be initialized. The following paragraph describes the steps of an init sequence. An example for different software tools, such as J-Link GDB Server, IAR Workbench and RDI, is given.

- Set JTAG speed to 30kHz
- Reset target
- Perform peripheral reset
- Disable watchdog
- Initialize PLL
- Use full JTAG speed

Example

```
/**********************
      _Init()
_Init() {
 __emulatorSpeed(30000);
                                              // Set JTAG speed to 30 kHz
 __writeMemory32(0xA5000004,0xFFFFFD00,"Memory");
                                              // Perform peripheral reset
 __sleep(20000);
 __writeMemory32(0x00008000,0xFFFFFD44,"Memory");
                                              // Disable Watchdog
 __sleep(20000);
 __writeMemory32(0x00000601,0xFFFFFC20,"Memory");
                                              // PLL
 __sleep(20000);
 __writeMemory32(0x10191c05,0xfffffc2c,"Memory");
                                              // PLL
 __sleep(20000);
 __writeMemory32(0x0000007,0xFFFFFC30,"Memory");
                                              // PLL
 __sleep(20000);
 __writeMemory32(0x002f0100,0xFFFFFF60,"Memory"); // Set 1 wait state for
                                              // flash (2 cycles)
// Use full JTAG speed
 __sleep(20000);
  __emulatorSpeed(12000000);
/***********************
      execUserReset()
*/
execUserReset() {
 __message "execUserReset()";
 _Init();
execUserPreload()
execUserPreload() {
   _message "execUserPreload()";
 _Init();
```

AT91SAM9

These devices are based on ARM926EJ-S core. All devices of this family are supported by J-Link.

JTAG settings

We recommend using adaptive clocking.

This information is applicable to the following devices:

- AT91RM9200
- AT91SAM9260
- AT91SAM9261
- AT91SAM9262
- AT91SAM9263

Freescale

J-Link has been tested with the following Freescale devices, but should work with any ARM7/9 and Cortex-M3 device:

J-Link_J-TraceARM-3

- MAC7101
- MAC7106
- MAC7111
- MAC7112
- MAC7116
- MAC7121
- MAC7122

- MAC7126
- MAC7131
- MAC7136
- MAC7141
- MAC7142

MAC71X

All devices of this family are supported by J-Link.

Luminary Micro

J-Link has been tested with the following Luminary Micro devices, but should work with any ARM7/9 and Cortex-M3 device:

- LM3S101
- LM3S102
- LM3S301
- LM3S310
- LM3S315
- LM3S316
- LM3S317
- LM3S328
- LM3S601
- LM3S610
- LM3S611
- LM3S612
- LM3S613
- LM3S615
- LM3S617
- LM3S618
- LM3S628LM3S801
- LM3S811
- LM3S812
- LM3S815
- LM3S817
- LM3S818
- LM3S828
- LM3S2110
- LM3S2139
- LM3S2410LM3S2412
- LM3S2432
- LM3S2533
- LM3S2620
- LM3S2637
- LM3S2651
- LM3S2730
- LM3S2739

- LM3S2939
- LM3S2948
- LM3S2950
- LM3S2965
- LM3S6100
- LM3S6110
- LM3S6420
- LM3S6422
- LM3S6432
- LM3S6610
- LM3S6633
- LM3S6637
- LM3S6730
- LM3S6938
- LM3S6952
- LM3S6965

UNLOCKING LM3SXXX DEVICES

If your device has been "locked" accidentially (e.g. by bad application code in flash which mis-configures the PLL) and J-Link can not identify it anymore, there is a special unlock sequence which erases the flash memory of the device, even if it can not be identified. This unlock sequence can be send to the target, by using the "unlock" command in J-Link Commander.

STELLARIS LM3S100 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

STELLARIS LM3S300 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

STELLARIS LM3S600 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

STELLARIS LM3S800 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

STELLARIS LM3S2000 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

STELLARIS LM3S6100 SERIES

These device are Cortex-M3 based.
All devices of this family are supported by J-Link.

STELLARIS LM3S6400 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

STELLARIS LM3S6700 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

STELLARIS LM3S6900 SERIES

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

NXP

J-Link has been tested with the following NXP devices, but should work with any ARM7/9 and Cortex-M3 device:

- LPC1111
- LPC1113
- LPC1311
- LPC1313
- LPC1342
- LPC1343
- LPC1751
- LPC1751
- LPC1752
- LPC1754
- LPC1756
- LPC1758
- LPC1764
- LPC1765LPC1766
- LPC1768
- LPC2101
- LPC2102
- LPC2102
- LPC2103LPC2104
- LPC2105
- LPC2106
- LPC2109
- LPC2114
- LPC2119
- LPC2124
- LPC2129
- LPC2131
- LPC2132
- LPC2134LPC2136
- LPC2138
- LPC2141

- LPC2142
- LPC2144
- LPC2146
- LPC2148
- LPC2194
- LPC2212
- LPC2214
- LPC2292
- LPC2294
- LPC2364
- LPC2366
- LPC2368
- LPC2378
- LPC2468
- LPC2478
- LPC2880
- LPC2888
- LPC2917
- LPC2919
- LPC2927
- LPC2929
- PCF87750
- SJA2010
- SJA2510

LPC

Fast GPIO bug

The values of the fast GPIO registers can not be read direct via JTAG from a debugger. The direct access to the registers corrupts the returned values. This means that the values in the fast GPIO registers normally can not be checked or changed from a debugger.

Solution / Workaround

J-Link supports command strings which can be used to read a memory area indirect. Indirectly reading means that a small code snippet will be written into RAM of the target device, which reads and transfers the data of the specified memory area to the debugger. Indirectly reading solves the fast GPIO problem, because only direct register access corrupts the register contents.


Define a 256 byte aligned area in RAM of the LPC target device with the J-Link command map ram and define afterwards the memory area which should be read indirect with the command map indirectread to use the indirectly reading feature of J-Link. Note that the data in the defined RAM area is saved and will be restored after using the RAM area.

This information is applicable to the following devices:

- LPC2101
- LPC2102
- LPC2103
- LPC213x/01
- LPC214x (all devices)
- LPC23xx (all devices)
- LPC24xx (all devices)

Example

J-Link commands line options can be used for example with the C-Spy debugger of the IAR Embedded Workbench. Open the **Project options** dialog and select **Debugger**. Select **Use command line options** in the **Extra Options** tap and enter in the textfield --jlink_exec_command "map ram 0x40000000-0x40003fff; map indirectread 0x3fffc000-0x3fffcfff; map exclude 0x3fffd000-0x3ffffffff;" as shown in the screenshot below.



With these additional commands are the values of the fast GPIO registers in the C-Spy debugger correct and can be used for debugging. For more information about J-Link command line options refer to subchapter *Command strings* on page 65.

Reset (Cortex-M3 based devices)

For Cortex-M3 based NXP LPC devices the reset itself does not differ from the one for other Cortex-M3 based devices: After the device has been reset, the core is halted before any instruction is performed. For the Cortex-M3 based LPC devices this means the CPU is halted before the bootloader which is mapped at address 0 after reset.

The user should write the memmap register after reset, to ensure that user flash is mapped at address 0. Moreover, the user have to correct the Stack pointer (R13) and the PC (R15) manually, after reset in order to debug the application.

OKI

J-Link has been tested with the following OKI devices, but should work with any ARM7/9 and Cortex-M3 device:

- ML67Q4002
- ML67Q4003
- ML67Q4050
- ML67Q4051
- ML67Q4060
- ML67Q4061

ML67Q40X

All devices of this family are supported by J-Link.

ST Microelectronics

J-Link has been tested with the following ST Microelectronics devices, but should work with any ARM7/9 and Cortex-M3 device:

- STR710FZ1
- STR710FZ2
- STR711FR0
- STR711FR1
- STR711FR2
- STR712FR0
- STR712FR1
- STR712FR2
- STR715FR0
- STR730FZ1
- STR730FZ2
- STR731FV0
- STR731FV1
- STR731FV2
- STR735FZ1
- STR735FZ2
- STR736FV0
- STR736FV1
- STR736FV2
- STR750FV0
- STR750FV1
- STR750FV2
- STR751FR0 • STR751FR1
- STR751FR2
- STR752FR0
- STR752FR1
- STR752FR2
- STR755FR0
- STR755FR1
- STR755FR2
- STR755FV0
- STR755FV1
- STR755FV2
- STR911FM32
- STR911FM44
- STR911FW32
- STR911FW44
- STR912FM32
- STR912FM44
- STR912FW32
- STR912FW44
- STM32F101C6
- STM32F101C8
- STM32F101R6

- STM32F101R8
- STM32F101RB
- STM32F101V8
- STM32F101VB
- STM32F103C6
- STM32F103C8
- STM32F103R6
- STM32F103R8
- STM32F103RB
- STM32F103V8
- STM32F103VB

STR 71X

These devices are ARM7TDMI based. All devices of this family are supported by J-Link.

STR 73X

These devices are ARM7TDMI based. All devices of this family are supported by J-Link.

STR 75X

These devices are ARM7TDMI-S based. All devices of this family are supported by J-Link.

STR91X

These device are ARM966E-S based. All devices of this family are supported by J-Link.

Flash erasing

The devices have 3 TAP controllers built-in. When starting <code>J-Link.exe</code>, it reports 3 JTAG devices. A special tool, J-Link STR9 Commander (<code>JLinkSTR91x.exe</code>) is available to directly access the flash controller of the device. This tool can be used to erase the flash of the controller even if a program is in flash which causes the ARM core to stall. For more information about the J-Link STR9 Commander, please refer to <code>J-Link STR91x Commander (Command line tool)</code> on page 36.

When starting the STR91x commander, a command sequence will be performed which brings MCU into Turbo Mode.

"While enabling the Turbo Mode, a dedicated test mode signal is set and controls the GPIOs in output. The IOs are maintained in this state until a next JTAG instruction is send." (ST Microelectronics)

Enabling Turbo Mode is necessary to guarantee proper function of all commands in the STR91x Commander.

STM32

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

Option byte programming

we suggest to perform the programming of the option bytes directly from the target application. J-Link (or an additional software tool like J-Flash) does not support programming of the option bytes.

Read-protection

The user area internal flash of the STM32 devices can be protected against read by untrusted code. In order to unsecure a read-protected STM32 device, SEGGER offers a free command line tool which overrides the read-protection of a STM32 device. For more information about the J-Link STM32 Commander, please refer to *J-Link STM32 Commander (Command line tool)* on page 37.

Hardware watchdog

The hardware watchdog of a STM32 device can be enabled by programming the option bytes. If the hardware watchdog is enabled the device is reset periodically if the watchdog timer is not refreshed and reaches 0. If the hardware watchdog is enabled by an application which is located in flash and which does not refresh the watchdog timer, the device can not be debugged anymore.

Disabling the hardware watchdog

In order to disable the hardware watchdog the option bytes have to be re-programmed. SEGGER offers a free command line tool included in your IAR Embedded Workbench installation which reprograms the option bytes in order to disable the hardware watchdog. For more information about the STM32 commander, please refer to *J-Link STM32 Commander (Command line tool)* on page 37.

Note:In order to re-program the option bytes they have to be erased first. Erasing the option bytes will read-protect the flash of the STM32. The STM32 commander will also override the read-protection of the STM32 device after disabling the watchdog. Please also note that unsecuring a read-protected device will cause a mass erase of the flash memory.

Texas Instruments

J-Link has been tested with the following Texas Instruments devices, but should work with any ARM7/9 and Cortex-M3 device:

- TMS470R1A64
- TMS470R1A128
- TMS470R1A256
- TMS470R1A288
- TMS470R1A384
- TMS470R1B512
- TMS470R1B768TMS470R1B1M
- TMS470R1VF288
- TMS470R1VF688
- TMS470R1VF689

TMS470


All devices of this family are supported by J-Link.

Target interfaces and adapters

This chapter gives an overview about J-Link / J-Trace specific hardware details, such as the pinouts and available adapters.

20-pin JTAG/SWD connector

PINOUT FOR JTAG



J-Link and J-Trace have a JTAG connector compatible to ARM's Multi-ICE. The JTAG connector is a 20 way Insulation Displacement Connector (IDC) keyed box header (2.54mm male) that mates with IDC sockets mounted on a ribbon cable.

The following table lists the J-Link / J-Trace JTAG pinout.

PIN	SIGNAL	TYPE	Description
I	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Not connect	ed NC	This pin is not connected in J-Link.
3	nTRST	Output	JTAG Reset. Output from J-Link to the Reset signal of the target JTAG port. Typically connected to nTRST of the target CPU. This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no connection.
5	TDI	Output	JTAG data input of target CPU It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.
7	TMS	Output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of the target CPU.
9	TCK	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU.
П	RTCK	Input	Return test clock signal from the target. Some targets must synchronize the JTAG inputs to internal clocks. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. J-Link supports adaptive clocking, which waits for TCK changes to be echoed correctly before making further changes. Connect to RTCK if available, otherwise to GND.
13	TDO	Input	JTAG data output from target CPU. Typically connected to TDO of the target CPU.
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	DBGRQ	NC	This pin is not connected in J-Link. It is reserved for compatibility with other equipment to be used as a debug request signal to the target system. Typically connected to DBGRQ if available, otherwise left open.
19	5V-Supply	Output	This pin can be used to supply power to the target hardware. Older J-Links may not be able to supply power on this pin. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 99.

Table 26: J-Link / J-Trace pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

Target board design

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout for JTAG* on page 97. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.


You may take any female header following the specifications of DIN 41651. For example:

 Harting
 part-no. 09185206803

 Molex
 part-no. 90635-1202

 Tyco Electronics
 part-no. 2-215882-0

Typical target connection for JTAG



^{*} NTRST and RTCK may not be available on some CPUs.

Pull-up/pull-down resistors

Unless otherwise specified by developer's manual, pull-ups/pull-downs are recommended to be between 2.2 kOhms and 47 kOhms.

^{**} Optional to supply the target board from J-Link.

Target power supply


Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
power on	Switch target power on
power off	Switch target power off
power on perm	Set target power supply default to "on"
power off perm	Set target power supply default to "off"

Table 27: Command List

PINOUT FOR SWD



The J-Link and J-Trace JTAG connector is also compatible to ARM's Serial Wire Debug (SWD).

The following table lists the J-Link / J-Trace SWD pinout.

PIN	SIGNAL	TYPE	Description
I	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Not connect	ed NC	This pin is not connected in J-Link.
3	Not Used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to nTRST, otherwise leave open.
5	Not used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to TDI, otherwise leave open.
7	SWDIO	I/O	Single bi-directional data pin. A pull-up resistor is required. ARM recommends 100 kOhms.
9	SWCLK	Output	Clock signal to target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TCK of target CPU.
11	Not used	NC	This pin is not used by J-Link when operating in SWD mode. If the device may also be accessed via JTAG, this pin may be connected to RTCK, otherwise leave open.
13	SWO	Output	Serial Wire Output trace port. (Optional, not required for SWD communication.)
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	Not used	NC	This pin is not connected in J-Link.
19	5V-Supply	Output	This pin can be used to supply power to the target hardware. Older J-Links may not be able to supply power on this pin. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 100.


Table 28: J-Link / J-Trace SWD pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

Target board design

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout for SWD* on page 99. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

Typical target connection for SWD



^{*} Optional to supply the target board from J-Link.

Pull-up/pull-down resistors

A pull-up resistor is required on SWDIO on the target board. ARM recommends 100 kOhms. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:


Command	Explanation	Explanation	
power on	Switch target power on		
power off	Switch target power off		
power on perm	Set target power supply default to "on"		
power off perm	Set target power supply default to "off"		
Table 29: Command List			

38-pin Mictor JTAG and Trace connector

J-Trace provides a JTAG+Trace connector. This connector is a 38-pin mictor plug. It connects to the target via a 1-1

The connector on the target board should be "TYCO type 5767054-1" or a compatible receptacle. J-Trace supports 4, 8, and 16-bit data port widths with the high density target connector described below.

Target board trace connector




J-Trace can capture the state of signals PIPESTAT[2:0], TRACESYNC and edge of each TRACECLK or on each alternate rising or falling edge.

TRACEPKT[n:0] at each rising

CONNECTING THE TARGET BOARD

J-Trace connects to the target board via a 38-pin trace cable. This cable has a receptacle on the one side, and a plug on the other side. Alternatively J-Trace can be connected with a 20-pin JTAG cable.

Warning: Never connect trace cable and JTAG cable at the same time because this may harm your J-Trace and/or your target.



PINOUT

The following table lists the JTAG+Trace connector pinout. It is compatible to the "Trace Port Physical Interface" described in [ETM], 8.2.2 "Single target connector pinout".

PIN	SIGNAL	Description
Ι	NC	No connected.
2	NC	No connected.
3	NC	No connected.
4	NC	No connected.
5	GND	Signal ground.
6	TRACECLK	Clocks trace data on rising edge or both edges.
7	DBGRQ	Debug request.
8	DBGACK	Debug acknowledge from the test chip, high when in debug state.
9	RESET	Open-collector output from the run control to the target system reset.
10	EXTTRIG	Optional external trigger signal to the Embedded trace Macrocell (ETM). Not used. Leave open on target system.
П	TDO	Test data output from target JTAG port.
12	VTRef	Signal level reference. It is normally fed from Vdd of the target board and must not have a series resistor.
13	RTCK	Return test clock from the target JTAG port.
14	VSupply	Supply voltage. It is normally fed from Vdd of the target board and must not have a series resistor.
15	TCK	Test clock to the run control unit from the JTAG port.
16	Trace signal 12	Trace signal. For more information, please refer to Assignment of trace information pins between ETM architecture versions on page 103.
17	TMS	Test mode select from run control to the JTAG port.
18	Trace signal 11	Trace signal. For more information, please refer to Assignment of trace information pins between ETM architecture versions on page 103.
19	TDI	Test data input from run control to the JTAG port.
20	Trace signal 10	Trace signal. For more information, please refer to Assignment of trace information pins between ETM architecture versions on page 103.
21	nTRST	Active-low JTAG reset
22	Trace signal 9	Trace signals. For more information, please refer to Assignment of trace information pins
23	Trace signal 20	between ETM architecture versions on page 103.
24	Trace signal 8	
25	Trace signal 19	
26	Trace signal 7	
27	Trace signal 18	
28	Trace signal 6	
29	Trace signal 17	
30	Trace signal 5	
31	Trace signal 16	
32	Trace signal 4	
33	Trace signal 15	
34	Trace signal 3	
35	Trace signal 14	
36	Trace signal 2	
37	Trace signal 13	
38	Trace signal I	

Table 30: JTAG+Trace connector pinout

ASSIGNMENT OF TRACE INFORMATION PINS BETWEEN ETM ARCHITECTURE VERSIONS

The following table show different names for the trace signals depending on the ETM architecture version.

Trace signal	ETMvI	ETMv2 ETMv3	
Trace signal I	PIPESTAT[0]	PIPESTAT[0]	TRACEDATA[0]
Trace signal 2	PIPESTAT[I]	PIPESTAT[I]	TRACECTL
Trace signal 3	PIPESTAT[2]	PIPESTAT[2]	Logic I
Trace signal 4	TRACESYNC	PIPESTAT[3]	Logic 0
Trace signal 5	TRACEPKT[0]	TRACEPKT[0]	Logic 0
Trace signal 6	TRACEPKT[I]	TRACEPKT[I]	TRACEDATA[I]
Trace signal 7	TRACEPKT[2]	TRACEPKT[2]	TRACEDATA[2]
Trace signal 8	TRACEPKT[3]	TRACEPKT[3]	TRACEDATA[3]
Trace signal 9	TRACEPKT[4]	TRACEPKT[4]	TRACEDATA[4]
Trace signal 10	TRACEPKT[5]	TRACEPKT[5]	TRACEDATA[5]
Trace signal 11	TRACEPKT[6]	TRACEPKT[6]	TRACEDATA[6]
Trace signal 12	TRACEPKT[7]	TRACEPKT[7]	TRACEDATA[7]
Trace signal 13	TRACEPKT[8]	TRACEPKT[8]	TRACEDATA[8]
Trace signal 14	TRACEPKT[9]	TRACEPKT[9]	TRACEDATA[9]
Trace signal 15	TRACEPKT[10]	TRACEPKT[10]	TRACEDATA[10]
Trace signal 16	TRACEPKT[II]	TRACEPKT[II]	TRACEDATA[II]
Trace signal 17	TRACEPKT[12]	TRACEPKT[12]	TRACEDATA[12]
Trace signal 18	TRACEPKT[13]	TRACEPKT[13]	TRACEDATA[13]
Trace signal 19	TRACEPKT[14]	TRACEPKT[14]	TRACEDATA[14]
Trace signal 20	TRACEPKT[15]	TRACEPKT[15]	TRACEDATA[15]

Table 31: Assignment of trace information pins between ETM architecture versions

TRACE SIGNALS

Data transfer is synchronized by TRACECLK.

Signal levels

The maximum capacitance presented by J-Trace at the trace port connector,

including the connector and interfacing logic, is less than 6pF. The trace port lines have a matched impedance of 50.

The J-Trace unit will operate with a target board that has a supply voltage range of 3.0V-3.6V.

Clock frequency


For capturing trace port signals synchronous to TRACECLK, J-Trace supports

a TRACECLK frequency of up to 200MHz. The following table shows the TRACECLK frequencies and the setup and hold timing of the trace signals with respect to TRACECLK.

Parameter	Min.	Max.	Explanation
Tperiod	5ns	1000ns	Clock period
Fmax	IMHz	200MHz	Maximum trace frequency
Tch	2.5ns	-	High pulse width
Tcl	2.5ns	-	Low pulse width
Tsh	2.5ns	-	Data setup high
Thh	1.5ns	-	Data hold high
TsI	2.5ns	-	Data setup low
Thl	1.5ns	-	Data hold low

Table 32: Clock frequency


The diagram below shows the TRACECLK frequencies and the setup and hold timing of the trace signals with respect to TRACECLK.



Note:J-Trace supports half-rate clocking mode. Data is output on each edge of the TRACECLK signal and TRACECLK (max) <= 100MHz. For half-rate clocking, the setup and hold times at the JTAG+Trace connector must be observed.

19-pin JTAG/SWD and Trace connector

J-Trace provides a JTAG/SWD+Trace connector. This connector is a 19-pin connector. It connects to the target via an 1-1 cable.



The following table lists the J-Link / J-Trace SWD pinout.

PIN	SIGNAL	TYPE	Description
I	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	SWDIO/TMS	I/O / output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of the target CPU.
4	SWCLK/TCK	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU.
6	SWO/TDO	Input	JTAG data output from target CPU. Typically connected to TDO of the target CPU.
			This pin (normally pin 7) is not existent on the 19-pin JTAG/SWD and Trace connector.
8	TDI	Output	JTAG data input of target CPU It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.
9	NC	NC	Not connected inside J-Link. Leave open on target hardware.
10	nRESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".

Table 33: 19-pin JTAG/SWD and Trace pinout

•

PIN	SIGNAL	TYPE	Description
П	5V-Supply	Output	This pin can be used to supply power to the target hardware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 105.
12	TRACECLK	Input	Input trace clock. Trace clock = 1/2 CPU clock.
13	5V-Supply	Output	This pin can be used to supply power to the target hardware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 105.
14	TRACEDATA[0]	Input	Input Trace data pin 0.
16	TRACEDATA[I]	Input	Input Trace data pin 0.
18	TRACEDATA[2]	Input	Input Trace data pin 0.
20	TRACEDATA[3]	Input	Input Trace data pin 0.

Table 33: 19-pin JTAG/SWD and Trace pinout

Pins 3, 5, 15, 17, 19 are GND pins connected to GND in J-Trace CM3. They should also be connected to GND in the target system.

TARGET POWER SUPPLY

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
power on	Switch target power on
power off	Switch target power off
power on perm	Set target power supply default to "on"
power off perm	Set target power supply default to "off"

Table 34: Command List

Adapters

There are various adapters available for J-Link as for example the JTAG isolator, the J-Link RX adapter or the J-Link Cortex-M adapter.

For more information about the different adapters, please refer to http://www.segger.com/jlink-adapters.html.

Background information

This chapter provides background information about JTAG and ARM. The ARM7 and ARM9 architecture is based on *Reduced Instruction Set Computer* (RISC) principles. The instruction set and the related decode mechanism are greatly simplified compared with microprogrammed *Complex Instruction Set Computer* (CISC).

JTAG

JTAG is the acronym for Joint Test Action Group. In the scope of this document, "the JTAG standard" means compliance with IEEE Standard 1149.1-2001.

TEST ACCESS PORT (TAP)

JTAG defines a TAP (Test access port). The TAP is a general-purpose port that can provide access to many test support functions built into a component. It is composed as a minimum of the three input connections (TDI, TCK, TMS) and one output connection (TDO). An optional fourth input connection (nTRST) provides for asynchronous initialization of the test logic.

PIN	Туре	Explanation
тск	Input	The test clock input (TCK) provides the clock for the test logic.
TDI	Input	Serial test instructions and data are received by the test logic at test data input (TDI).
TMS	Input	The signal received at test mode select (TMS) is decoded by the TAP controller to control test operations.
TDO	Output	Test data output (TDO) is the serial output for test instructions and data from the test logic.
nTRST	Input (optional)	The optional test reset (nTRST) input provides for asynchronous initialization of the TAP controller.

Table 35: Test access port

DATA REGISTERS

JTAG requires at least two data registers to be present: the bypass and the boundary-scan register. Other registers are allowed but are not obligatory.

Bypass data register

A single-bit register that passes information from TDI to TDO.

Boundary-scan data register

A test data register which allows the testing of board interconnections, access to input and output of components when testing their system logic and so on.


INSTRUCTION REGISTER

The instruction register holds the current instruction and its content is used by the TAP controller to decide which test to perform or which data register to access. It consist of at least two shift-register cells.

THE TAP CONTROLLER

The TAP controller is a synchronous finite state machine that responds to changes at the TMS and TCK signals of the TAP and controls the sequence of operations of the circuitry.

TAP controller state diagram



State descriptions

Reset

The test logic is disabled so that normal operation of the chip logic can continue unhindered. No matter in which state the TAP controller currently is, it can change into Reset state if TMS is high for at least 5 clock cycles. As long as TMS is high, the TAP controller remains in Reset state.

Idle

Idle is a TAP controller state between scan (DR or IR) operations. Once entered, this state remains active as long as TMS is low.

DR-Scan

Temporary controller state. If TMS remains low, a scan sequence for the selected data registers is initiated.

IR-Scan

Temporary controller state. If TMS remains low, a scan sequence for the instruction register is initiated.

Capture-DR

Data may be loaded in parallel to the selected test data registers.

Shift-DR

The test data register connected between TDI and TDO shifts data one stage towards the serial output with each clock.

Exit1-DR

Temporary controller state.

Pause-DR

The shifting of the test data register between TDI and TDO is temporarily halted.

Exit2-DR

Temporary controller state. Allows to either go back into Shift-DR state or go on to Update-DR.

Update-DR

Data contained in the currently selected data register is loaded into a latched parallel output (for registers that have such a latch). The parallel latch prevents changes at the parallel output of these registers from occurring during the shifting process.

Capture-IR

Instructions may be loaded in parallel into the instruction register.

Shift-IR

The instruction register shifts the values in the instruction register towards TDO with each clock.

Exit1-IR

Temporary controller state.

Pause-IR

Wait state that temporarily halts the instruction shifting.

Fxit2-IR

Temporary controller state. Allows to either go back into Shift-IR state or go on to Update-IR.

Update-IR

The values contained in the instruction register are loaded into a latched parallel output from the shift-register path. Once latched, this new instruction becomes the current one. The parallel latch prevents changes at the parallel output of the instruction register from occurring during the shifting process.

Embedded Trace Macrocell (ETM)

Embedded Trace Macrocell (ETM) provides comprehensive debug and trace facilities for ARM processors. ETM allows to capture information on the processor's state without affecting the processor's performance. The trace information is exported immediately after it has been captured, through a special trace port.

Microcontrollers that include an ETM allow detailed program execution to be recorded and saved in real time. This information can be used to analyze program flow and execution time, perform profiling and locate software bugs that are otherwise very hard to locate. A typical situation in which code trace is extremely valuable, is to find out how and why a "program crash" occurred in case of a runaway program count.

A debugger provides the user interface to J-Trace and the stored trace data. The debugger enables all the ETM facilities and displays the trace information that has been captured. J-Trace is seamlessly integrated into the IAR Embedded Workbench® IDE. The advanced trace debugging features can be used with the IAR C-SPY debugger.

TRIGGER CONDITION

The ETM can be configured in software to store trace information only after a specific sequence of conditions. When the trigger condition occurs the trace capture stops after a programmable period.

CODE TRACING AND DATA TRACING

Code trace

Code tracing means that the processor outputs trace data which contain information about the instructions that have been executed at last.


Data trace

Data tracing means that the processor outputs trace data about memory accesses (read / write access to which address and which data has been read / stored). In general, J-Trace supports data tracing, but it depends on the debugger if this option is available or not. Note that when using data trace, the amount of trace data to be captured rises enormously.


J-TRACE INTEGRATION - IAR EWARM


In the following a sample integration of J-Trace and the trace functionality on the debugger side is shown.

Code coverage - Disassembly tracing



Code coverage - Source code tracing





J-Link_J-TraceARM-3

Embedded Trace Buffer (ETB)

The ETB is a small, circular on-chip memory area where trace information is stored during capture. It contains the data which is normally exported immediately after it has been captured from the ETM. The buffer can be read out through the JTAG port of the device once capture has been completed. No additional special trace port is required, so that the ETB can be read via J-Link. The trace functionality via J-Link is limited by the size of the ETB. While capturing runs, the trace information in the buffer will be overwritten every time the buffer size has been reached.

The result of the limited buffer size is that not more data can be traced than the buffer can hold. Through this limitation is an ETB not in every case an fully-fledged alternative to the direct access to an ETM via J-Trace.

Flash programming

J-Link / J-Trace comes with a DLL, which allows - amongst other functionalities - reading and writing RAM, CPU registers, starting and stopping the CPU, and setting breakpoints. The standard DLL does not have API functions for flash programming. However, the functionality offered can be used to program the flash. In that case, a flashloader is required.

HOW DOES FLASH PROGRAMMING VIA J-LINK / J-TRACE WORK?

This requires extra code. This extra code typically downloads a program into the RAM of the target system, which is able to erase and program the flash. This program is called RAM code and "knows" how to program the flash; it contains an implementation of the flash programming algorithm for the particular flash. Different flash chips have different programming algorithms; the programming algorithm also depends on other things such as endianess of the target system and organization of the flash memory (for example 1 * 8 bits, 1 * 16 bits, 2 * 16 bits or 32 bits). The RAM code requires data to be programmed into the flash memory. There are 2 ways of supplying this data: Data download to RAM or data download via DCC.

DATA DOWNLOAD TO RAM

The data (or part of it) is downloaded to an other part of the RAM of the target system. The Instruction pointer (R15) of the CPU is then set to the start address of the Ram code, the CPU is started, executing the RAM code. The RAM code, which contains the programming algorithm for the flash chip, copies the data into the flash chip. The CPU is stopped after this. This process may have to be repeated until the entire data is programmed into the flash.

DATA DOWNLOAD VIA DCC

In this case, the RAM code is started as described above before downloading any data. The RAM code then communicates with the host computer (via DCC, JTAG and J-Link / J-Trace), transferring data to the target. The RAM code then programs the data into flash and waits for new data from the host. The WriteMemory functions of J-Link / J-Trace are used to transfer the RAM code only, but not to transfer the data. The CPU is started and stopped only once. Using DCC for communication is typically faster than using WriteMemory for RAM download because the overhead is lower.

AVAILABLE OPTIONS FOR FLASH PROGRAMMING

There are different solutions available to program internal or external flashes connected to ARM cores using J-Link / J-Trace. The different solutions have different fields of application, but of course also some overlap.

J-Link / J-Trace firmware

The heart of J-Link / J-Trace is a microcontroller. The firmware is the software executed by the microcontroller inside of the J-Link / J-Trace. The J-Link / J-Trace firmware sometimes needs to be updated. This firmware update is performed automatically as necessary by the JLinkARM.dll.

FIRMWARE UPDATE

Every time you connect to J-Link / J-Trace, JLinkARM.dll checks if its embedded firmware is newer than the one used the J-Link / J-Trace. The DLL will then update the firmware automatically. This process takes less than 3 seconds and does not require a reboot.

It is recommended that you always use the latest version of JLinkARM.dll.

```
SEGGER J-Link Commander U2.68.01. '?' for help.
Compiled 14:02:49 on Oct 25 2005.
Updating firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5
Replacing firmware: J-Link compiled NOU 17 2005 16:12:19 ARM Rev.5
... Firmware update successful. CRC=5EF3
Waiting for new firmware to boot
DLL version U2.70a, compiled Oct 25 2005 14:02:40
Firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5
Hardware: U5.00
S/N:
UTarget = 0.000U
Speed set to 30 kHz
J-Link>
```

In the screenshot:

- The red box identifies the new firmware.
- The green box identifies the old firmware which has been replaced.

INVALIDATING THE FIRMWARE

Downdating J-Link / J-Trace is not performed automatically through an old JLinkARM.dll. J-Link / J-Trace will continue using its current, newer firmware when using older versions of the JLinkARM.dll.

Note: Downdating J-Link / J-Trace is not recommended, you do it at your own risk!

Note:Note also the firmware embedded in older versions of JLinkARM.dll might not execute properly with newer hardware versions.

To downdate J-Link / J-Trace, you need to invalidate the current J-Link / J-Trace firmware, using the command exec InvalidateFW.

```
📉 JLink.exe
SEGGER J-Link Commander V2.74.01. '?' for help.
Compiled 10:17:23 on Nov 25 2005.
DLL version V2.74b, compiled Nov 25 2005 10:17:13
Firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5
 Hardware: V5.00
 Target = 0.000V
Speed set to 30 kHz
J-Link>exec invalidatefw
Info: Updating firmware:
                                          J-Link compiled NOV 17 2005 16:12:19 ARM Rev.5
Info: Replacing firmware: J-Link compiled Nov 17 2005 16:12:19 ARM Rev.5
             ... Firmware update successful. CRC=CD83
Info: Waiting for new firmware to boot
 J-Link>
```

In the screenshot, the red box contains information about the formerly used J-Link / J-Trace firmware version.

Use an application (for example JLink.exe) which uses the desired version of JLinkARM.dll. This automatically replaces the invalidated firmware with its embedded firmware.

```
SEGGER J-Link Commander V2.68.01. '?' for help.
Compiled 14:02:49 on Oct 25 2005.
Updating firmware: J-Link compiled Oct 20 2005 14:41:31
Replacing firmware: J-Link compiled NOU 17 2005 16:12:19
... Firmware update successful. CRC=5EF3
Waiting for new firmware to boot
DLL version V2.70a, compiled Oct 25 2005 14:02:40
Firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5
Hardware: U5.00
```

In the screenshot:

- The red box identifies the new firmware.
- The green box identifies the old firmware which has been replaced.

Designing the target board for trace

This chapter describes the hardware requirements which have to be met by the target board.

Overview of high-speed board design

Failure to observe high-speed design rules when designing a target system containing an ARM Embedded Trace Macrocell (ETM) trace port can result in incorrect data being captured by J-Trace. You must give serious consideration to high-speed signals when designing the target system.

The signals coming from an ARM ETM trace port can have very fast rise and fall times, even at relatively low frequencies.

Note: These principles apply to all of the trace port signals (TRACEPKT[0:15], PIPESTAT[0:2], TRACESYNC), but special care must be taken with TRACECLK.

AVOIDING STUBS

Stubs are short pieces of track that tee off from the main track carrying the signal to, for example, a test point or a connection to an intermediate device. Stubs cause impedance discontinuities that affect signal quality and must be avoided.

Special care must therefore be taken when ETM signals are multiplexed with other pin functions and where the PCB is designed to support both functions with differing tracking requirements.

MINIMIZING SIGNAL SKEW (BALANCING PCB TRACK LENGTHS)

You must attempt to match the lengths of the PCB tracks carrying all of TRACECLK, PIPESTAT, TRACESYNC, and TRACEPKT from the ASIC to the mictor connector to within approximately 0.5 inches (12.5mm) of each other. Any greater differences directly impact the setup and hold time requirements.

MINIMIZING CROSSTALK

Normal high-speed design rules must be observed. For example, do not run dynamic signals parallel to each other for any significant distance, keep them spaced well apart, and use a ground plane and so forth. Particular attention must be paid to the TRACECLK signal. If in any doubt, place grounds or static signals between the TRACECLK and any other dynamic signals.

USING IMPEDANCE MATCHING AND TERMINATION

Termination is almost certainly necessary, but there are some circumstances where it is not required. The decision is related to track length between the ASIC and the JTAG+Trace connector, see <u>Terminating the trace signal on page 117</u> for further reference.

Terminating the trace signal

To terminate the trace signal, you can choose between three termination options:

- Matched impedance
- Series (source) termination
- DC parallel termination.

Matched impedance

Where available, the best termination scheme is to have the ASIC manufacturer match the output impedance of the driver to the impedance of the PCB track on your board. This produces the best possible signal.

Series (source) termination

This method requires a resistor fitted in series with signal. The resistor value plus the output impedance of the driver must be equal to the PCB track impedance.

DC parallel termination

This requires either a single resistor to ground, or a pull-up/pull-down combination of resistors (Thevenin termination), fitted at the end of each signal and as close as possible to the JTAG+Trace connector. If a single resistor is used, its value must be set equal to the PCB track impedance. If the pull-up/pull-down combination is used, their resistance values must be selected so that their parallel combination equals the PCB track impedance.

Caution:

At lower frequencies, parallel termination requires considerably more drive capability from the ASIC than series termination and so, in practice, DC parallel termination is rarely used.

RULES FOR SERIES TERMINATORS

Series (source) termination is the most commonly used method. The basic rules are:

- **3** The series resistor must be placed as close as possible to the ASIC pin (less than 0.5 inches).
- 4 The value of the resistor must equal the impedance of the track minus the output impedance of the output driver. So for example, a 50 PCB track driven by an output with a 17 impedance, requires a resistor value of 33.
- 5 A source terminated signal is only valid at the end of the signal path. At any point between the source and the end of the track, the signal appears distorted because of reflections. Any device connected between the source and the end of the signal path therefore sees the distorted signal and might not operate correctly. Care must be taken not to connect devices in this way, unless the distortion does not affect device operation.

Signal requirements

The table below lists the specifications that apply to the signals as seen at the JTAG+Trace connector.

Signal	V alue
Fmax	200MHz
Ts setup time (min.)	2.0ns
Th hold time (min.)	1.0ns
TRACECLK high pulse width (min.)	1.5ns
TRACECLK high pulse width (min.)	1.5ns

Table 36: Signal requirements

Support and FAQs

This chapter contains troubleshooting tips together with solutions for common problems which might occur when using J-Link / J-Trace. There are several steps you can take before contacting support. Performing these steps can solve many problems and often eliminates the need for assistance. This chapter also contains a collection of frequently asked questions (FAQs) with answers.

Measuring download speed

TEST ENVIRONMENT

JLink.exe has been used for measurement performance. The hardware consisted of:

- PC with 2.6 GHz Pentium 4, running Win2K
- USB 2.0 port
- USB 2.0 hub
- J-Link
- Target with ARM7 running at 50MHz.

Below is a screenshot of JLink. exe after the measurement has been performed.

```
SEGGER J-Link Commander U3.86 ('?' for help)
Compiled Jun 27 2008 19:42:43
DLL version U3.86, compiled Jun 27 2008 19:42:28
Firmware: J-Link ARM U6 compiled Jun 27 2008 18:35:51
Hardware: U6.00
S/N: 1
UTarget = 3.274U
JTAG speed: 5 kHz
Info: TotalIRLen = 4, IRPrint = 0x01
Pound 1 JTAG device, Total IRLen = 4:
Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F (ARM7)
J-Link>speed 12000
JTAG speed: 12000 kHz
J-Link>testwspeed
Speed test: Writing 8 * 128kb into memory @ address 0x00000000 .....
128 kByte written in 185ms ! (706.6 kb/sec)
J-Link>
```

Troubleshooting

GENERAL PROCEDURE

If you experience problems with J-Link / J-Trace, you should follow the steps below to solve these problems:

- **6** Close all running applications on your host system.
- 7 Disconnect the J-Link / J-Trace device from USB.
- **8** Disable power supply on the target.
- **9** Re-connect J-Link / J-Trace with the host system (attach USB cable).

- **10** Enable power supply on the target.
- II Try your target application again. If the problem remains continue the following procedure.
- 12 Close all running applications on your host system again.
- 13 Disconnect the J-Link / J-Trace device from USB.
- **14** Disable power supply on the target.
- 15 Re-connect J-Link / J-Trace with the host system (attach the USB cable).
- **16** Enable power supply on the target.
- 17 Start JLink.exe.
- 18 If JLink.exe displays the J-Link / J-Trace serial number and the target processor's core ID, the J-Link / J-Trace is working properly and cannot be the cause of your problem.
- 19 If JLink.exe is unable to read the target processor's core ID you should analyze the communication between your target and J-Link / J-Trace with a logic analyzer or oscilloscope. Follow the instructions in section .

TYPICAL PROBLEM SCENARIOS

J-Link / J-Trace LED is off

Meaning:

The USB connection does not work.

Remedy:

Check the USB connection. Try to re-initialize J-Link / J-Trace by disconnecting and reconnecting it. Make sure that the connectors are firmly attached. Check the cable connections on your J-Link / J-Trace and the host computer. If this does not solve the problem, check if your cable is defect. If the USB cable is ok, try a different host computer.

J-Link / J-Trace LED is flashing at a high frequency

Meaning:

J-Link / J-Trace could not be enumerated by the USB controller.

Most likely reasons:

- a.) Another program is already using J-Link / J-Trace.
- b.) The J-Link USB driver does not work correctly.

Remedy:

- a.) Close all running applications and try to reinitialize J-Link / J-Trace by disconnecting and reconnecting it.
- b.) If the LED blinks permanently, check the correct installation of the J-Link USB driver. Deinstall and reinstall the driver as shown in chapter Setup on page 31.

J-Link/J-Trace does not get any connection to the target

Most likely reasons:

- a.) The JTAG cable is defective.
- b.) The target hardware is defective.

Remedy:


Follow the steps described in section General procedure on page 119.

Signal analysis

The following screenshots show the data flow of the startup and ID communication between J-Link / J-Trace and the target device.

START SEQUENCE

This is the signal sequence output by J-Link / J-Trace at start of JLink. exe. It should be used as reference when tracing potential J-Link / J-Trace related hardware problems.



The sequence consists of the following sections:

- 5 clocks: TDI low, TMS high. Brings TAP controller into RESET state
- 1 clock: TDI low, TMS low: Brings TAP controller into IDLE state
- 2 clocks: TDI low, TMS high: Brings TAP controller into IR-SCAN state
- 2 clocks: TDI low, TMS low: Brings TAP controller into SHIFT-IR state
- 32 clocks: TMS low, TDI: 0x05253000 (lsb first): J-Link Signature as IR data
- 240 clocks: TMS low, last clock high, TDI high: Bypass command
- 1 clock: TDI low, TMS high: Brings TAP controller into UPDATE-IR state.

J-Link / J-Trace checks the output of the device (output on TDO) for the signature to measure the IR length. For ARM7 / ARM9 chips, the IR length is 4, which means TDO shifts out the data shifted in on TDI with 4 clock cycles delay. If you compare the screenshot with your own measurements, the signals of TCK, TMS, TDI, and TDO should be identical.

Note that the TDO signal is undefined for the first 10 clocks, since the output is usually tristated and the signal level depends on external components connected to TDO, such as pull-up or pull-down.

Zoom-in

The next screenshot shows the first 6 clock cycles of the screenshot above. For the first 5 clock cycles, TMS is high (Resulting in a TAP reset). TMS changes to low with the falling edge of TCK. At this time the TDI signal is low. Your signals should be identical. Signal rise and fall times should be shorter than 100ns.



TROUBLESHOOTING

If your measurements of TCK, TMS and TDI (the signals output by J-Link / J-Trace) differ from the results shown, disconnect your target hardware and test the output of TCK, TMS and TDI without a connection to a target, just supplying voltage to J-Link's/J-Trace's JTAG connector: VCC at pin 1; GND at pin 4.

Contacting support

Before contacting support, make sure you tried to solve your problem by following the steps outlined in section *General procedure* on page 119. You may also try your J-Link / J-Trace with another PC and if possible with another target system to see if it works there. If the device functions correctly, the USB setup on the original machine or your target hardware is the source of the problem, not J-Link / J-Trace.

If you need to contact support, send the following information to support@iar.com:

- A detailed description of the problem
- J-Link/J-Trace serial number
- Output of JLink.exe if available
- Your findings of the signal analysis
- Information about your target hardware (processor, board, etc.).

Frequently Asked Questions

Supported CPUs

- Q: Which CPUs are supported?
- A: J-Link / J-Trace should work with any ARM7/9 and Cortex-M3 core. For a list of supported cores, see section *Supported CPU cores* on page 22.

Maximum JTAG speed

- Q: What is the maximum JTAG speed supported by J-Link / J-Trace?
- A: J-Link's/J-Trace's maximum supported JTAG speed is 12MHz.

Maximum download speed

- Q: What is the maximum download speed?
- A: The maximum download speed is currently about 720 Kbytes/second when downloading into RAM; Communication with a RAM-image via DCC can be still faster. However, the actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

ICE register access

- Q: Can I access individual ICE registers via J-Link / J-Trace?
- A: Yes, you can access all individual ICE registers via J-Link / J-Trace.

Read status of JTAG pins

- Q: Can J-Link / J-Trace read back the status of the JTAG pins?
- A: Yes, the status of all pins can be read. This includes the outputs of J-Link / J-Trace as well as the supply voltage, which can be useful to detect hardware problems on the target system.

Advantage of more expensive JTAG probes

- Q: J-Link / J-Trace is quite inexpensive. What is the advantage of some more expensive JTAG probes?
- A: Some of the more expensive JTAG probes offered by other manufacturers support higher download speeds or an ethernet interface. The functionality is similar, there is no real advantage of using more expensive probes. J-Link / J-Trace is a suitable solution for the majority of development tasks as well as for production purposes. Some features that are available for J-Link / J-Trace, such as a DLL, exposing the full functionality of the emulator, flash download and flash breakpoints are not available for most of these emulators.

J-Link support of ETM

- Q: Does J-Link support the Embedded Trace Macrocell (ETM)?
- A: No. ETM requires another connection to the ARM chip and a CPU with built-in ETM. Most current ARM7 / ARM9 chips do not have ETM built-in.

J-Link support of ETB

- Q: Does J-Link support the Embedded Trace Buffer (ETB)?
- A: Yes. J-Link supports ETB. Most current ARM7 / ARM9 chips do not have ETB built-in.

- Q: Why does J-Link / J-Trace in contrast to most other JTAG emulators for ARM cores not require the user to specify a cache clean area?
- A: J-Link / J-Trace handles cache cleaning directly through JTAG commands. Unlike other emulators, it does not have to download code to the target system. This makes setting up J-Link / J-Trace easier. Therefore, a cache clean area is not required.

Registers on ARM 7 / ARM 9 targets

- Q: I'm running J-Link.exe in parallel to my debugger, on an ARM 7 target. I can read memory okay, but the processor registers are different. Is this normal?
- A: If memory on an ARM 7/9 target is read or written the processor registers are modified. When memory read or write operations are performed, J-Link preserves the register values before they are modified. The register values shown in the debugger's register window are the preserved ones. If now a second instance, in this case J-Link.exe, reads the processor registers, it reads the values from the hardware, which are the modified ones. This is why it shows different register values.

Glossary

This chapter describes important terms used throughout this manual.

Adaptive clocking

A technique in which a clock signal is sent out by J-Link / J-Trace. J-Link / J-Trace waits for the returned clock before generating the next clock pulse. The technique allows the J-Link / J-Trace interface unit to adapt to differing signal drive capabilities and differing cable lengths.

Application Program Interface

A specification of a set of procedures, functions, data structures, and constants that are used to interface two or more software components together.

Big-endian

Memory organization where the least significant byte of a word is at a higher address than the most significant byte. See Little-endian.

Cache cleaning

The process of writing dirty data in a cache to main memory.

Coprocessor

An additional processor that is used for certain operations, for example, for floating-point math calculations, signal processing, or memory management.

Dirty data

When referring to a processor data cache, data that has been written to the cache but has not been written to main memory is referred to as dirty data. Only write-back caches can have dirty data because a write-through cache writes data to the cache and to main memory simultaneously. See also cache cleaning.

Dynamic Linked Library (DLL)

A collection of programs, any of which can be called when needed by an executing program. A small program that helps a larger program communicate with a device such as a printer or keyboard is often packaged as a DLL.

Embedded Trace Macrocell (ETM)

ETM is additional hardware provided by debuggable ARM processors to aid debugging with trace functionality.

Embedded Trace Buffer (ETB)

ETB is a small, circular on-chip memory area where trace information is stored during capture.

EmbeddedICE

The additional hardware provided by debuggable ARM processors to aid debugging.

Halfword

A 16-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Host

A computer which provides data and other services to another computer. Especially, a computer providing debugging services to a target being debugged.

ICache

Instruction cache.

ICE Extension Unit

A hardware extension to the EmbeddedICE logic that provides more breakpoint units.

ID

Identifier.

IEEE 1149.1

The IEEE Standard which defines TAP. Commonly (but incorrectly) referred to as JTAG.

Image

An executable file that has been loaded onto a processor for execution.

In-Circuit Emulator (ICE)

A device enabling access to and modification of the signals of a circuit while that circuit is operating.

Instruction Register

When referring to a TAP controller, a register that controls the operation of the TAP.

IR

See Instruction Register.

Joint Test Action Group (JTAG)

The name of the standards group which created the IEEE 1149.1 specification.

Little-endian

Memory organization where the least significant byte of a word is at a lower address than the most significant byte. See also Big-endian.

Memory coherency

A memory is coherent if the value read by a data read or instruction fetch is the value that was most recently written to that location. Obtaining memory coherency is difficult when there are multiple possible physical locations that are involved, such as a system that has main memory, a write buffer, and a cache.

Memory management unit (MMU)

Hardware that controls caches and access permissions to blocks of memory, and translates virtual to physical addresses.

Memory Protection Unit (MPU)

Hardware that controls access permissions to blocks of memory. Unlike an MMU, an MPU does not translate virtual addresses to physical addresses.

Multi-ICE

Multi-processor EmbeddedICE interface. ARM registered trademark.

RESET

Abbreviation of System Reset. The electronic signal which causes the target system other than the TAP controller to be reset. This signal is also known as "nSRST" "nSYSRST", "nRST", or "nRESET" in some other manuals. See also nTRST.

nTRST

Abbreviation of TAP Reset. The electronic signal that causes the target system TAP controller to be reset. This signal is known as nICERST in some other manuals. See also nSRST.

Open collector

A signal that may be actively driven LOW by one or more drivers, and is otherwise passively pulled HIGH. Also known as a "wired AND" signal.

Processor Core

The part of a microprocessor that reads instructions from memory and executes them, including the instruction fetch unit, arithmetic and logic unit, and the register bank. It excludes optional coprocessors, caches, and the memory management unit.

Program Status Register (PSR)

Contains some information about the current program and some information about the current processor state. Often, therefore, also referred to as Processor Status Register.

Also referred to as Current PSR (CPSR), to emphasize the distinction to the Saved PSR (SPSR). The SPSR holds the value the PSR had when the current function was called, and which will be restored when control is returned.

Remapping

Changing the address of physical memory or devices after the application has started

executing. This is typically done to make RAM replace ROM once the initialization has been done.

Remote Debug Interface (RDI)

RDI is an open ARM standard procedural interface between a debugger and the debug agent. The widest possible adoption of this standard is encouraged.

RTCK

Returned TCK. The signal which enables Adaptive Clocking.

RTOS

Real Time Operating System.

Scan Chain

A group of one or more registers from one or more TAP controllers connected between TDI and TDO, through which test data is shifted.

Semihosting

A mechanism whereby the target communicates I/O requests made in the application code to the host system, rather than attempting to support the I/O itself.

SWI

Software Interrupt. An instruction that causes the processor to call a programer-specified subroutine. Used by ARM to handle semihosting.

TAP Controller

Logic on a device which allows access to some or all of that device for test purposes. The circuit functionality is defined in IEEE1149.1.

Target

The actual processor (real silicon or simulated) on which the application program is running.

TCK

The electronic clock signal which times data on the TAP data lines TMS, TDI, and TDO.

TDI

The electronic signal input to a TAP controller from the data source (upstream). Usually, this is seen connecting the J-Link / J-Trace Interface Unit to the first TAP controller.

TDO

The electronic signal output from a TAP controller to the data sink (downstream). Usually, this is seen connecting the last TAP controller to the J-Link / J-Trace Interface Unit.

Test Access Port (TAP)

The port used to access a device's TAP Controller. Comprises TCK, TMS, TDI, TDO, and nTRST (optional).

Transistor-transistor logic (TTL)

A type of logic design in which two bipolar transistors drive the logic output to one or zero. LSI and VLSI logic often used TTL with HIGH logic level approaching +5V and LOW approaching 0V.

Watchpoint

A location within the image that will be monitored and that will cause execution to stop when it changes.

Word

A 32-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Literature and references

This chapter lists documents, which we think may be useful to gain deeper understanding of technical details.

Reference	Title	Comments
[ETM]	Embedded Trace Macrocell™ Architecture Specification, ARM IHI 0014J	This document defines the ETM standard, including signal protocol and physical interface. It is publicly available from ARM (www.arm.com).
[RVI]	RealView® ICE and RealView Trace User Guide, ARM DUI 0155C	This document describes ARM's realview ice emulator and requirements on the target side. It is publicly available from ARM (www.arm.com).

Table 37: Literature and References

J-Link Application Program Interface......125 В Memory management unit (MMU)126 Memory Protection Unit (MPU)......126 nTRST......97, 126 E P R Remote Debug Interface (RDI)......127 RTOS......127 S ID......126

Index

SWI127
Т
Tabs
TAP Controller127
Target
TCK97, 127
TDI97, 127
TDO97, 127
Test Access Port (TAP)127
trademarks
Transistor-transistor logic (TTL)127
W
Watchpoint
Word