

# Migration guide

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM


Use this guide as a guideline when converting source code written for the Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM.

	Product	Version number
Migrating from	Renesas HEW toolchain for SH (HEW)	V.9.x
Migrating to	IAR Embedded Workbench® for ARM (EWARM)	V 6.x

### Migration overview

Migrating an existing project from Renesas HEW for SH requires that you collect information about your current Renesas HEW project and then apply this information to the new IAR Embedded Workbench for ARM project. In addition, you need to make some changes in the actual source code. The information in this document is intended to simplify this process. For a complete list of user guides, see IAR Information Center in the IDE.

**Note:** Basic introduction to IAR Embedded Workbench and how to work in the IDE can be found in the guide *Getting Started with IAR Embedded Workbench* available in the Information Center. A detailed step-by-step introduction is available in the tutorials, also available in the Information Center



### Converting a Renesas HEW project to an IAR Embedded Workbench project

Both Renesas HEW and IAR Embedded Workbench use *workspaces* for organizing multiple projects. This is useful when you are simultaneously managing several related projects. Workspace files have the filename extension `.hws` and project files `.hwp` in Renesas HEW and for IAR Embedded Workbench, the corresponding file name extensions are `.eww` and `.ewp`.

The filename extensions of C source, header files and assembler files are `.c`, `.h`, and `.s` respectively, in both Renesas HEW and IAR Embedded Workbench. The object files produced by the compiler or assembler have the filename extension `.obj` in Renesas HEW and `.o` in IAR Embedded Workbench.

#### Create a new project and workspace

Start the IAR Embedded Workbench IDE and create a new workspace by choosing **File>New>Workspace**. Thereafter, create a new project by choosing **Project>Create New Project...**

#### Add source files

Add the C source and assembler files from the Renesas HEW project into the new IAR Embedded Workbench project. To add project files, choose **Project>Add Files...**



#### Tool settings

To change project settings, choose **Project>Options...** Below is an overview of the most important tool settings where Renesas HEW dialog boxes appear in the left-hand column and the IAR Embedded Workbench counterpart in the right column. Make sure that these settings match.



Renesas HEW

IAR Embedded Workbench



Device selection and Byte-order




Language settings




Defined symbols and include directories




Linker configuration file



Linker symbols



Additional output format



Note: We recommend that you verify all settings to make sure they match your project needs.

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

### Basic code differences

This table shows some of the basic differences between code written for Renesas HEW and IAR Embedded Workbench® for ARM that you must handle before building your converted project.

Renesas HEW	IAR Embedded Workbench
<b>Initialization code</b>	
<p>The following files contain startup code that you normally <u>do not need to migrate</u> as the functionality is covered by the IAR Embedded Workbench® for ARM <code>cstartup.s</code> or in the linker configuration files:</p> <ul style="list-style-type: none"> <li>• <code>resetprg.c</code> Startup code</li> <li>• <code>dbstc.c</code> Data initialization</li> <li>• <code>sbrk.c</code> Configures the MCU heap memory</li> <li>• <code>intprg.c</code> Empty interrupt handler functions</li> <li>• <code>vecttbl.c</code> Vector table initialization</li> <li>• <code>vect.h</code> Vector function definitions.</li> <li>• <code>sbrk.h</code> Heapsize</li> <li>• <code>stacksct.h</code> Stacksize</li> </ul> <p>Startup code that you normally <u>need to migrate</u>:</p> <ul style="list-style-type: none"> <li>• <code>HardwareSetup()</code> Customized HW initialization</li> </ul>	<p><code>cstartup.s</code> System startup executed after reset performing data and segment initialization. Part of the runtime library but can be overridden by including this assembler file in your project. You find the file in <code>arm\src\lib\arm</code>.</p> <pre>int __low_level_init(void);</pre> <p>Called from <code>cstartup.s</code> before initializing segments and calling <code>main()</code>. You may include your own version of this routine in you project. Suitable for hardware initialization. This function shall return 1 for the data sections to be initialized, otherwise, 0.</p>
<b>SFR I/O files</b>	
<p>The SFR header file is created by the HEW project generator:</p> <p>Name: <code>iodefine.h</code></p>	<p>One file per device family located in <code>arm/inc/Renesas</code></p> <p>Name: <code>io&lt;device family&gt;.h</code> Example: <code>ior7s721000.h</code></p>
<b>Interrupt declarations</b>	
<pre>#pragma interrupt func_name (interrupt specification)</pre> <p>Example:</p> <pre>#pragma interrupt _timer_a0(vect=12) void _timer_a0(void) { }</pre>	<p>For non-Cortex-M:</p> <pre>{ __irq   __fiq } [__nested] __arm void IRQ_Handler(void) {     /* Do something */ }</pre> <p>Example:</p> <pre>__irq __arm void IRQ_Handler(void) { }</pre> <p>For Cortex-M it's just a regular function:</p> <pre>void IRQ_Handler(void) { }</pre>

## Building your project

After successfully converting the Renesas HEW project and considered the basic code differences described above, you will still most likely need to fine-tune parts of the source code so that it follows the IAR Embedded Workbench for ARM syntax.

1. Verify that your specific device is selected under **Project>Options>General Options**.
2. Choose **Project>Make**.
3. To find the different errors/warnings, press **F4** (Next Error/Tag).  
This will shift focus to the location in the source code that generated this error/warning.
4. For each error/warning, modify the source code to match the IAR Embedded Workbench for ARM syntax.  
Note: See the **Reference information** section below for this step.
5. After correcting one or more errors/warnings, repeat the procedure.

Note: It is always a good idea to start by correcting the first couple of errors/warnings and then rebuild. This is because errors and warnings later in the source code might just be effects of faulty syntax at the beginning of the source code.

## Reference information

Locate a feature in the left-hand column; then you can find the IAR Systems counterpart in the right column. For detailed information about this feature specific to IAR Embedded Workbench, see the relevant documentation. For a complete list of guides, see IAR Information Center in the IDE.

### Compiler-specific details

Renesas SH	IAR Systems
<b>Programming languages</b>	
C, C++, EC++	Supported programming languages: assembler, C, Embedded C++, Extended Embedded C++, and C++.  For C, the C99 standard is default, but C89 can optionally be used. C99 is supported by the library.
<b>Processor configuration</b>	
- CPU type: SH-1, SH-2, SH-2E, SH-2A, SH2A-FPU, SH2-DSP, SH-3, SH3-DSP, SH-4, SH-4A, SH4AL-DSP	Supported cores: ARM7TDMI, ARM10E, Cortex-M0+, ARM7TDMI-S, ARM1020E, Cortex-M1, ARM710T, ARM1022E, Cortex-Ms1, ARM720T, ARM1026EJ-S, Cortex-M3, ARM740T, ARM1136J, Cortex-M4, ARM7EJ-S, ARM1136J-S, Cortex-M4F, ARM9TDMI, ARM1136JF, Cortex-R4, ARM920T, ARM1136JF-S, Cortex-R4F, ARM922T, ARM1176J, Cortex-R5, ARM940T, ARM1176J-S, Cortex-R5F, ARM9E, ARM1176JF, Cortex-R7, ARM9E-S, ARM1176JF-S, Cortex-R7F, ARM926EJ-S, Cortex-A5, XScale, ARM966E-S, Cortex-A7, XScale-IR7, ARM968E-S, Cortex-A15, ARM946E-S, Cortex-M0
- Endianess (big or little endian)	- Big or little endian
- FPU precision	- FPU
- Change bit field order (left or right)	- Bit order (in bit fields) left or right
<b>Memory models/Data models/Code models</b>	
None	None
<b>Overriding default placement of given code/data model</b>	
Segment names for both code and data segments can be modified using the “#pragma section” command.	To place a variable or function in a named section, use: #pragma location="FLASH"
<b>Absolute placement of variables</b>	
#pragma ADDRESS variable_name = absolute_address	__no_init char a @0x80;  or  #pragma location=0x80 __no_init const int a;
<b>Absolute placement of functions</b>	

<pre>#pragma section P MyFunction void foo(void);</pre>	<pre>void foo(void) @ 0x2000; or void foo(void) @ "MyFunctions" or #pragma location="MyFunctions" void foo(void);</pre>
<p>The section <code>MyFunction</code> must be defined using the linker options.</p>	<p>The section <code>MyFunction</code> must be placed by customizing the linker configuration file. See <i>Customizing the linker configuration file</i> in the development guide.</p> <p>To place a function at a specific location, the section has to be created first in the linker configuration file (<code>.icf</code>). This can be achieved with:</p> <pre>place at address Mem:[0] {readonly section MyFunction};</pre> <p>Where the <code>MyFunction</code> section will be placed at address 0 in Mem.</p>
<p><b>Constants in ROM</b></p>	
<pre>Const unsigned char c_char[] = {0x1234, 0x5678};</pre>	<pre>const unsigned short constants[] = {0x1234, 0x5678}</pre>
<p><b>Interrupt functions</b></p>	
<pre>#pragma interrupt function_name (interrupt specification) Interrupt Specifications 1. Stack switching sp= variable constant Defines the new address for the stack pointer. 2. Trap instruction return tn=constant The interrupt exits using a TRAPA instruction. 3. Register bank resbank Output of code for saving following registers is suppressed: R0-R14, GBR, MACH, MACL, PR 4. Register bank switching and RTS instruction return sr_rts The interrupt function exits with the RTS instruction. The code for saving only the registers used in the function is output. 5. Interrupt handling function bank When a sr_jsr() intrinsic function is used, code for saving SSR and SPC is generated and output of code that saves R0 to R7 is suppressed. 6. RTS instruction return rts Interrupt function exits with RTS instruction. Output of code for saving the SSR, SPC, or R0 to R7 is suppressed. Code for saving other registers used in the function is generated.</pre>	<p>When compiling source code for Cortex-M, refer to the files <code>cstartup_M.c</code> for function names. To implement an interrupt function just name the new function the same as in <code>cstartup_M.c</code>.</p> <p>For non-Cortex-M devices the interrupt function must be executed in ARM mode. This can be achieved with <code>#pragma type_attribute=__arm</code> or with the <code>__arm</code> extended keyword.</p> <p>The <code>__nested</code> keyword modifies the enter and exit code of an interrupt function to allow for nested interrupts.</p> <pre>{ __irq   __fiq } [__nested] __arm void IRQ_Handler(void) {     /* Do something */ }</pre>
<p><b>Inline assembler</b></p>	
<pre>#pragma inline_asm  #pragma inline_asm(rotl) static int rotl (int a) {     ROTL R4     MOV R4,R0 }</pre>	<pre>asm [volatile]( string [assembler-interface]) string can contain one or more valid assembler instructions or data definition assembler directives, separated by \n. Example: asm("movw ax, sp"); asm("mov a, 0xff");  Example: int Add(int term1, int term2) {     int sum;     asm("add %2,%1,%0 \n"     : "=r"(sum)     : "r"(term1), "r"(term2));     return sum;</pre>

	}
--	---

Renesas SH		IAR Systems
<b>Sizes of integers and floating-point</b>		
8 bits	char	8 bits
32 bits	int	32 bits
16 bits	short	16 bits
32 bits	float	32 bits
32 bits	long	32 bits
64 bits	long long	64 bits
32 bits or 64 bits (depends on FPU precision selection)	double	64 bits
<b>Pragma directives</b>		
#pragma section [<section type>] [ <new section name>]	Switches sections.	#pragma section = "<section name>"
#pragma abs16 <identifier> #pragma abs20 <identifier> #pragma abs28 <identifier> #pragma abs32 <identifier>	Specifies address range.	-
#pragma stacksize <constant>	Creates a stack section.	Defined in the linker file.
#pragma interrupt [( <function name> [( <interrupt specification> [, ...] )] [, ...] )]	Declares an interrupt function.	#pragma type_attribute={__fiq __irq __swi} void <function> (void)  Not for cortex-m.
#pragma inline [( <function name> [, ...] )] #pragma noinline [( <function name> [, ...] )]	Performs inline expansion of a function or disables inlining of a function.	#pragma inline[=forced =never]
#pragma inline_asm [( <function name> [, ...] )]	Performs inline expansion of an assembly-language function.	-
#pragma regsave [( <function name> [, ...] )] #pragma noregsave [( <function name> [, ...] )] #pragma noregalloc [( <function name> [, ...] )]	Generates or does not generate save and restore code at the start and end of functions.	#pragma object_attribute=__task
#pragma entry [( <function name> [ (sp=<constant> ) ] )]	Creates an entry function.	Done in linker: --entry symbol
#pragma ifunc <function name>	Suppresses saving and restoring of the floating-point registers.	-
#pragma tbr [( <function name> [ ( {sn=<section name>   ov=<offset> } ) ] [, ...] )]	Calls functions by using TBR relative addresses.	-
#pragma align4 [( <function name>=<type> [, ...] )]	Branch destination addresses in the specified function are placed on 4-byte boundaries.	-
#pragma global_register [( <variable name>=<register name> [, ...] )]	Allocates global variables to registers.	-
#pragma gbr_base [( <variable name> [, ...] )] #pragma gbr_base1 [( <variable name> [, ...] )]	Specifies GBR base variables.	-
#pragma bit_order [ {left   right} ]	Switches the order of bit assignment.	#pragma bitfield={reversed default}
#pragma pack {1 4} #pragma unpack	Specifies the boundary alignment value for structure members and class members.	#pragma pack(n) #pragma pack() #pragma pack ( {push pop} [, name] [, n] )
#pragma address [( <variable name>=<absolute address> [, ...] )]	Specifies an absolute address for a variable.	#pragma location = {address register NAME}
<b>Intrinsic functions</b>		

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

<code>void set_cr(int cr)</code>	Writes to SR.	<code>void __set_PSP(unsigned long);</code>
<code>int get_cr(void)</code>	Reads SR.	<code>unsigned long __get_PSR(void);</code>
<code>void set_imask(int mask)</code>	Write interrupt mask bits	Cortex-M: <code>__set_PRIMASK</code>
<code>int get_imask (void)</code>	Reads interrupt mask bits	Cortex-M: <code>__get_PRIMASK</code>
<code>void set_vbr(void* base)</code>	Writes to VBR.	-
<code>void* get_vbr(void)</code>	Reads VBR.	-
<code>void set_gbr(void* base)</code>	Writes to GBR.	-
<code>void* get_gbr(void)</code>	Reads GBR.	-
<code>unsigned char gbr_read_byte(int offset)</code>	Reads a GBR-based byte.	-
<code>unsigned short gbr_read_word(int offset)</code>	Reads a GBR-based word.	-
<code>unsigned char gbr_read_long(int offset)</code>	Reads a GBR -based longword.	-
<code>void gbr_write_byte(int offset, unsigned char data)</code>	Writes a GBR -based byte.	-
<code>void gbr_write_word(int offset, unsigned char data)</code>	Writes a GBR -based word.	-
<code>void gbr_write_long(int offset, unsigned char data)</code>	Writes a GBR -based longword.	-
<code>void gbr_and_byte(int offset, unsigned char mask)</code>	ANDs a GBR -based byte.	-
<code>void gbr_or_byte(int offset, unsigned char mask)</code>	ORs a GBR -based byte.	-
<code>void gbr_xor_byte(int offset, unsigned char mask)</code>	XORs a GBR -based byte.	-
<code>int gbr_tst_byte(int offset, unsigned char mask)</code>	Tests a GBR -based byte.	-
<code>Void sleep(void)</code>	Sleep instruction.	<code>void __WFE(void)</code> <code>void __WFI(void)</code>
<code>Int tas(char* addr)</code>	TAS instruction.	-
<code>Int trapa(char* addr)</code>	TRAPA instruction.	-
<code>int trapa_svc (int trap_no, int code, type1 para1, type2 para2, type3 para3, type4 para4)</code>	OS system call.	-
<code>void prefetch (void *p)</code>	PREF instruction.	-
<code>void trace(long v)</code>	TRACE instruction.	-
<code>void ldtlb(void)</code>	LDTLB instruction.	-
<code>void nop(void)</code>	NOP instruction.	<code>void __no_operation(void)</code>
<code>long dmuls_h(long data1, long data2)</code>	Upper 32 bits of the numbers for a signed 64-bit multiplication.	-
<code>unsigned long dmuls_l(long data1, long data2)</code>	Lower 32 bits of the numbers for a signed 64-bit multiplication.	-
<code>unsigned long dmulu_h(unsigned long data1, unsigned long data2)</code>	Upper 32 bits of the numbers for an unsigned 64-bit multiplication.	-
<code>unsigned long dmulu_l(unsigned long data1, unsigned long data2)</code>	Lower 32 bits of the numbers for an unsigned 64-bit multiplication.	-
<code>unsigned short swapb(unsigned short data)</code>	SWAP.B instruction.	-
<code>unsigned long swapw(unsigned long data)</code>	SWAP.W instruction.	-
<code>unsigned long end_cnv1(unsigned long data)</code>	Reverses the byte order inside 4-byte data.	<code>unsigned long __REV(unsigned long);</code>
<code>int macw(short *ptr1, short *ptr2, unsigned int count)</code>	MAC.W instruction.	-
<code>int macwl(short *ptr1, short *ptr2, unsigned int count, unsigned int mask)</code>	MAC.W instruction.	-
<code>int macl(int *ptr1, int *ptr2, unsigned int count)</code>	MAC.L instruction.	-
<code>int macll(int *ptr1, int *ptr2, unsigned int count, unsigned int mask)</code>	MAC.L instruction.	-
<code>void set_fpscr(int cr)</code>	Sets FPSCR.	<code>__set_FPSCR</code>



Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

<code>int get_fpscr(void)</code>	<b>Gets FPSCR.</b>	<code>__get_FPSCR</code>
<code>float fipr(float vect1[4], float vect2[4])</code>	<b>FIPR instruction.</b>	Can be reproduced with SIMD intrinsics.  Example: Load the two vectors with <code>vld1q_f32</code> . Multiply with: <code>vmulq_f32</code> . Store it back to memory with <code>vst1q_f32</code> . Add the floats together.
<code>void ftrv(float vec1[4], float vec2[4])</code>	<b>FTRV instruction.</b>	Can be reproduced with SIMD intrinsics.  Load the 4x4 matrix with <code>vld1</code> instructions. Load column by column.  Use <code>vmla</code> to multiply. Example using floats: <code>vect3 = vmlaq_f32(vect1, mat_col_1)</code> <code>vect3 = vmlaq_f32(vect1, mat_col_2)</code> <code>vect3 = vmlaq_f32(vect1, mat_col_3)</code> <code>vect3 = vmlaq_f32(vect1, mat_col_4)</code>
<code>void ftrvadd(float vec1[4], float vec2[4], float vec3[4])</code>	Transforms a 4-dimensional vector by 4x4 matrix, and adds the result to a 4-dimensional vector.	Can be reproduced with SIMD intrinsics. Same as for FTRV but add: <code>vect3 = vaddq_f32(vect3, vect2)</code>
<code>void ftrvsub(float vec1[4], float vec2[4], float vec3[4])</code>	Transforms a 4-dimensional vector by 4x4 matrix, and subtracts a 4-dimensional vector from the result.	Can be reproduced with SIMD intrinsics. Same as FTRV but add: <code>vect3 = vsubq_f32(vect3, vect2)</code>
<code>void add4(float vec1[4], float vec2[4], float vec3[4])</code>	Performs addition of 4-dimension vectors.	Can be reproduced with SIMD intrinsics. <code>float32x4_t vaddq_f32(float32x4_t, float32x4)</code>
<code>void sub4(float vec1[4], float vec2[4], float vec3[4])</code>	Performs subtraction of 4-dimension vectors.	Can be reproduced with SIMD intrinsics. <code>float32x4_t vaddq_f32(float32x4_t, float32x4)</code>
<code>void mtrx4mul(float mat1[4][4], float mat2[4][4])</code>	Performs multiplication of 4x4 matrices.	Can be reproduced with SIMD intrinsics. Example of one row:  Use <code>vld1</code> for loading into the SIMD registers and <code>vst1</code> to save back to RAM.  <code>row1 = vmulq_n_f32(mat_2_row1, vgetq_lane_f32(mat_1_row1, 0));</code> <code>row1 = vmlaq_n_f32(row1, mat_2_row2,</code> <code>vgetq_lane_f32(mat_1_row1, 1));</code> <code>row1 = vmlaq_n_f32(row1, mat_2_row3,</code> <code>vgetq_lane_f32(mat_1_row1, 2));</code> <code>row1 = vmlaq_n_f32(row1, mat_2_row4,</code> <code>vgetq_lane_f32(mat_1_row1, 3));</code>  For more SIMD intrinsic functions, see <code>arm_neon.h</code> found in the <code>\arm\inc\c</code> folder.
<code>void mtrx4muladd(float mat1[4][4], float mat2[4][4], float mat3[4][4])</code>	Performs multiplication and addition of 4x4 matrices.	Can be reproduced with SIMD intrinsics.
<code>void mtrx4mulsub(float mat1[4][4], float mat2[4][4], float mat3[4][4])</code>	Performs multiplication and subtraction of 4x4 matrices.	Can be reproduced with SIMD intrinsics.
<code>void ld_ext(float mat[4][4])</code>	Loads mat (4x4 matrix) to the	<code>float32x4_t vld1q_f32(float32_t</code>

Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

	extension register.	*) load 4 floats into SIMD registers.
<code>void st_ext(float mat[4][4])</code>	Stores contents of the extension register to mat (4x4 matrix).	<code>void vst1q_f32(float32_t *, float32x4_t)</code> store content of 4 floats32_t back to memory.
<code>long __fixed pabs_lf(long __fixed data)</code>	Computes the absolute value.	<code>int32x2_t vabs_s32(int32x2_t data)</code>
<code>long __accum pabs_la (long __accum data)</code>	Computes the absolute value.	-
<code>__fixed pdmsb_lf(long __fixed data)</code>	Detects the MSB (most significant bit).	-
<code>__fixed pdmsb_la(long __accum data)</code>	Detects the MSB.	-
<code>long __fixed psha_lf(long __fixed data, int count)</code>	Shifts data arithmetically.	Shift operators << and >> will be translated to appropriate shifting instruction.
<code>long __accum psha_la (long __accum data, int count)</code>	Shifts data arithmetically.	Shift operators << and >> will be translated to appropriate shifting instruction.
<code>__accum rndtoa(long __accum data)</code>	Rounds data.	-
<code>__fixed rndtof(long __fixed data)</code>	Rounds data.	-
<code>long __fixed long_as_lfixed(long data)</code>	Copies a bit pattern.	-
<code>long lfixed_as_long (long __fixed data)</code>	Copies a bit pattern.	-
<code>void set_circ_x (__X __circ __fixed array[ ], size_t size)</code>	Specifies modulo addressing.	-
<code>void set_circ_y (__Y __circ __fixed array[ ], size_t size)</code>	Specifies modulo addressing.	-
<code>void clr_circ(void)</code>	Cancels modulo addressing.	-
<code>void set_cs(unsigned int mode)</code>	Specifies the CS bit value (DSR register).	-
<code>void fsca(long angle, float *sinv, float *cosv)</code>	Computes the sine and cosine values.	-
<code>float fsrra(float data)</code>	Computes the inverse of the square root.	-
<code>void icbi(void *p)</code>	Invalidates the instruction cache block.	-
<code>void ocbi(void *p)</code>	Invalidates the cache block.	-
<code>void ocbp(void *p)</code>	Purges the cache block.	-
<code>void ocbwb(void *p)</code>	Writes back the cache block.	-
<code>void prefi(void *p)</code>	Prefetches instructions into the instruction cache.	-
<code>void synco(void)</code>	Synchronize data operation.	-
<code>int movt(void)</code>	Refers to the T bit.	Depending on cpu mode and core the corresponding bit can be read with: <code>unsigned long __get_FPSCR(void);</code> <code>unsigned long __get_IPSR(void);</code> <code>unsigned long __get_CPSR(void);</code> <code>unsigned long __get_PSR(void);</code> <code>unsigned long __get_CONTROL(void);</code>
<code>void clrt(void)</code>	Clears the T bit.	-
<code>void sett(void)</code>	Sets the T bit.	Depending on cpu mode and core the corresponding bit can be read with: <code>void __set_FPSCR(unsigned long);</code> <code>void __set_CPSR(unsigned long);</code> <code>void __set_CONTROL(unsigned long);</code>
<code>unsigned long xtrct(unsigned long data1, unsigned long data2)</code>	Extracts middle 32 bits from contiguous 64 bits.	-
<code>long addc(long data1, long data2)</code>	Adds two values and the T bit, and sets the carry to the T bit.	-
<code>int ovf_addc(long data1, long</code>	Adds two values and the T bit, and	-

Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

<code>data2)</code>	refers to the carry.	
<code>long addv(long data1, long data2)</code>	Adds two values, and sets the carry to the T bit.	-
<code>int ovf_addv(long data1, long data2)</code>	Adds two values, and refers to the carry.	-
<code>long subc(long data1, long data2)</code>	Subtracts data2 and the T bit from data1, and sets the borrow to T bit.	-
<code>int unf_subc(long data1, long data2)</code>	Subtracts data2 and the T bit from data1, and refers to the borrow.	-
<code>long subv(long data1, long data2)</code>	Subtracts data2 from data1, and sets the borrow to the T bit.	-
<code>int unf_subv(long data1, long data2)</code>	Subtracts data2 from data1, and refers to the borrow.	-
<code>long negc(long data)</code>	Subtracts data and the T bit from 0, and sets the borrow to the T bit.	-
<code>unsigned long divl(unsigned long data1, unsigned long data2)</code>	Performs division data1/data2 for one step, and sets the result to the T bit.	-
<code>int div0s(long data1, long data2)</code>	Performs initial settings for signed division data1/data2, and refers to the T bit.	-
<code>void div0u(void)</code>	Performs initial settings for unsigned division.	-
<code>unsigned long rotl(unsigned long data)</code>	Rotates data to left by one bit, and sets the bit pushed out of the operand to the T bit.	-
<code>unsigned long rotr(unsigned long data)</code>	Rotates data to right by one bit, and sets the bit pushed out of the operand to the T bit.	-
<code>unsigned long rotcl(unsigned long data)</code>	Rotates data including the T bit to left by one bit, and sets the bit pushed out of the operand to the T bit.	-
<code>unsigned long rotcr(unsigned long data)</code>	Rotates data including the T bit to right by one bit, and sets the bit pushed out of the operand to the T bit.	-
<code>unsigned long shll(unsigned long data)</code>	Shifts data to left by one bit, and sets the bit pushed out of the operand to the T bit.	-
<code>unsigned long shlr(unsigned long data)</code>	Shifts data logically to right by one bit, and sets the bit pushed out of the operand to the T bit.	-
<code>long shar(long data)</code>	Shifts data arithmetically to right by one bit, and sets the bit pushed out of the operand to the T bit.	-
<code>long clipsb(long data)</code>	Performs signed saturation operation for 1-byte data.	
<code>long clipsw(long data)</code>	Performs signed saturation operation for 2-byte data.	-
<code>unsigned long clipub(unsigned long data)</code>	Performs unsigned saturation operation for 1-byte data.	-
<code>unsigned long clipuw(unsigned long data)</code>	Performs unsigned saturation operation for 2-byte data.	<code>unsigned long __USAT16(unsigned long, unsigned long);</code>
<code>void set_tbr(void *data)</code>	Sets data to TBR.	-
<code>void *get_tbr(void)</code>	Refers to TBR value.	-
<code>void sr_jsr(void *func, int imask);</code>	Clears the RB and BL bits of SR to 0, sets the imask value in the I0 to I3	-

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

	bits of SR, and calls the func function.	
void bset(unsigned char *addr, unsigned char bit_num);	Sets 1 to the specified bit (bit_num) of the specified address (addr).	-
void bclr(unsigned char *addr, unsigned char bit_num);	Sets 0 to the specified bit (bit_num) of the specified address (addr).	-
void bcopy(unsigned char *from_addr, unsigned char from_bit_num, unsigned char *to_addr, unsigned char to_bit_num);	Sets the value of bit [1] (from_bit_num) of address [1] (from_addr) to bit T and bit [2] (to_bit_num) of address [2] (to_addr).	-
void bnotcopy(unsigned char *from_addr, unsigned char from_bit_num, unsigned char *to_addr, unsigned char to_bit_num);	Sets the inverted value of bit [1] (from_bit_num) of address [1] (from_addr) to bit T and bit [2] (to_bit_num) of address [2] (to_addr).	-
__sectop("<section name>")	Refers to the start address of the specified <section name>.	__section_begin("<section name>")
__secend("<section name>")	Refers to the end address of the specified <section name>.	__section_end("<section name>")
__seclen("<section name>")	Refers to the size of the specified <section name>.	__section_size("<section name>")
<b>Preprocessor symbols</b>		
__SH1 / __SH2 / __SH2E / __SH2A / __SH2AFP / __SH2DSP / __SH3 / __SH3DSP / __SH4 / __SH4A / __SH4ALDSP	Processor type.	__ARM4TM__ / __ARM5__ / __ARM5E__ / __ARM6__ / __ARM6M__ / __ARM6SM__ / __ARM7M__ / __ARM7EM__ / __ARM7A__ / __ARM7R__
__PIC	Position independent code.	__ROPI__
__BIG / __LIT	Little/big endian.	__BIG_ENDIAN__ / __LITTLE_ENDIAN__
__FLT / __FLT__	double = float.	-
__FPS	FPU = single.	-
__FPD	FPU = double.	-
__DON	Denormalize = on.	-
__RON	Round to nearest.	-
__DPSC	DPSC.	-
__FXD	Fixed const.	-
__HITACHI__	Hitachi compiler.	__IAR_SYSTEMS_ICC__
__HITACHI_VERION__	Compiler version.	__IAR_SYSTEMS_ICC__
__RENESAS__	Renesas compiler.	__IAR_SYSTEMS_ICC__
__RENESAS_VERION__	Compiler version.	__VER__
__SH	SH compiler.	__ICCARM__
<b>Compiler options</b>		
include=<path name>[,...]	Include file directory.	-I <path>
preinclude=<file name>[,...]	Default include file.	--preinclude <file name>
DEFine = <macro name> [=<string literal>] [,...]	Macro name definition.	-D
Message NOMessage [= <error number> [- <error number>] [,...]]	Information message.	--remark --diag_suppress=tag[, tag, ...]
FILE_INLINE_PATH = <path name>[,...]	Inter-file inline expansion directory specification.	-
CHAnge_message ={Information   Warning   Error } [=<n>[-m],...] [,...]	Message level.	--diag_error=tag[, tag, ...] --diag_remark=tag[, tag, ...] --diag_suppress=tag[, tag, ...] --diag_warning=tag[, tag, ...]
PREProcessor [= <file name>]	Pre-processor expansion.	--preprocess [= [c] [n] [l]] {filename directory}
Code = {Machinecode   Asrcode }	Object type.	-

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

DEBUg NODEBUg	Debugging information.	--debug
SEction = { Program= <section name>   Const=<section name>   Data=<section name>   Bss=<section name> }{, ...}	Section name. Program section (P). Const section (C). Data section (D). Uninitialized data section (B).	-
STring = { Const   Data }	Area of string literal to be output.	-
OBjectfile = <file name>	Object file name specification.	--output {filename directory} -o {filename directory}
Template={None Static Used  ALL AUto}	Template instance generation.	-
{ABS16 ABS20 ABS28 ABS32}= {Program Const Data Bss Run  All}{, ...}	ABS16/20/28/32 declaration.	All in linker file.
DIVision=Cpu={Inline  Runtime}	Method of division.	aapcs=std
IFUnc	Disables save and restore of floating-point registers.	-
ALIGN16 ALIGN32 NOALIGN	16-byte or 32-byte alignment of labels	-
TBR [= <section name>]	Calls functions using TBR relative addresses.	-
BSS_order={DECLARATION   DEFINITION }	Order of uninitialized variables.	-
STUFF[={Bss Data Const} {, ...}] NOSTUFF	Assigns variables according to the size of variables.	-
STUFF_GBR	Assigns variables according to the size of variables in \$G0/\$G1.	-
ALIGN4={ALL LOOP INMOSTLOOP }	Alignment of branch destination: - All branch destination addresses - Start addresses of all loops - Start addresses of the innermost loops.	-
CONST_VOLATILE={DATA CONST}	Allocate const volatile variables to the initialized data area or to the constant area.	-
Listfile [= <file name>] NOListfile	Generates a list file.	-l[a A b B c C D][N][H] {filename directory}
SHow={Source   NOSource   Object   NOObject   Statistics   NOSTatistics   Include   NOInclude   Expansion   NOExpansion   Width = <numeric value>   Length = <numeric value>   Tab = {4   8} }{, ...}	Listing contents and format.	-l[a A b B c C D][N][H] {filename directory}
OPTimize = {0 1 Debug_only}	Optimization.	-O[n l m h hs hz]
SPEED SIZE NOSPEED	Selects the optimization item.	-O[n l m h hs hz]
GOptimize	Outputs information for inter-module optimization.	-
MAP=<file name>	Output information to optimize access to external variables.	Linker option: --map {filename directory}
SMap	Optimizes access to external variables defined in the file to be compiled.	-
GBR={Auto User}	Automatic or manual creation of GBR relative access code.	-
CAse={Ifthen Table}	switch statement expansion method.	-
SHIFT={Inline Runtime}	Shift-operation expansion.	-
BLockcopy={Inline Runtime}	Transfer-code expansion.	-

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

Unaligned={Inline Runtime}	Unaligned data transfer.	-
INLine [= <numeric value>] NOINLine	Automatic inline expansion.	Only happens when optimization is set to high. To turn of inlining when optimization is set to high, use <code>--no_inline</code>
FILE_inline=<file name> [,...]	Inter-file inline expansion.	-
GLOBAL_Volatile={0 1}	External variables handled as volatile.	-
OPT_Range={All NOLoop NOBlock}	External variable optimizing range	-
DEL_vacant_loop={0 1}	Vacant loop elimination.	-
LOop NOLOop	Loop unroll.	<code>-O[h hs hz]</code> <code>--no_unroll</code>
MAX_unroll = <numeric value> <numeric value>: 1 to 32	Maximum number of loop expansions.	-
INFinite_loop={0 1}	Elimination of expression preceding infinite loop.	-
GLOBAL_Alloc={0 1}	External variable register allocation	-
STRUCT_Alloc={0 1}	Structure/ union member register allocation.	-
CONST_Var_propagate={0 1}	const constant propagation	-
CONST_Load={Inline Literal}	Expansion of constant loading instructions.	-
SCchedule={0 1}	Instruction scheduling.	-
SOftpipe	Software pipelining.	-
SCOpe NOSCOPE	Division of optimizing ranges.	-
LOGIc_gbr	GBR relative logic operation generation.	-
CPP_NOINLINE	Preventing expansion of C++ Inline functions.	-
ALIAS={ANSI NOANSI}	Optimization considering type of object indicated by pointer.	-
ECpp	Embedded C++ language.	<code>--ec++</code>
DSPc	DSP-C language [SH2-DSP, SH3-DSP and SH4AL-DSP].	-
COMment=Nest NONest}	Comment nesting.	-
Macsave={0 1}	Keep MAC register contents before and after a function is called.	-
RTnext NORNext	Extension of return value.	-
APproxdiv	Converting the floating-point constant divisions to multiplications.	-
PArch=7055	Avoiding SH7055 illegal operation [SH-2E].	-
FPScr={Safe Aggressive}	FPSCR register switching.	-
Volatile_loop	Suppresses optimization of loop iteration condition.	-
AUTO_enum	Automatically selects the enumeration data size.	-
ENable_register	Allocates preferentially the variables with register storage class specification to registers.	-
STRict_ansi	ANSI conformance.	For usage of extended language use <code>-e</code> . Otherwise, the compiler uses ANSI conformance
FDIV	Converts integer division to floating-point division.	-
FIXED_Const	Handles floating-point values as fixed-point values.	-

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

FIXED_Max	Handles 1.0r (1.0R) as the maximum value of <code>__fixed</code> (long <code>__fixed</code> ) type.	-
FIXED_Noround	Omits type conversion for the operation result of <code>__fixed</code> type multiplication.	-
SIMple_float_conv	Omitting range check for conversion between floating-point number and integer.	-
NOUSE_DIV_INST	Suppress DIVS and DIVU instruction generation.	-
FLOAT_ORDER	Change operation order for floating-point expression.	-
Cpu = { SH1   SH2   SH2E   SH2A   SH2AFPU   SH2DSP   SH3   SH3DSP   SH4   SH4A   SH4ALDSP }	CPU/operating mode.	--cpu=core
Fpu = { Single   Double }	Floating-point operating mode.	--fpu={VFPv2   VFPv3   VFPv3_d16   VFPv4   VFPv4_sp   VFPv9-S   none}
Round = { Zero   Nearest }	Rounding mode.	-
Pic= { 0   1 }	Program section position independent .	--ropi
DOuble=Float	double to float conversion.	-
Bit_order={Left   Right }	Bit field order specification.	-
PACK = { 1   4 }	Boundary alignment of structure, union, and class members.	-
EXception NOEXception	Exception handling.	-
RTTI= {ON   OFF }	Runtime type information.	-
Division = { Cpu   Peripheral   Nomask }	Method of division (SH-2).	-
lang = c/cpp LOGO NOLOGO	Defines C variant: C89 / C ++ Disable of copyright output.	--c89/--c++/--ec++/--eec++, if none is specified, c99 is used.
Euc SJis LATin1	Character code select in string literals.	-
OUtcode = { EUC   SJis }	Japanese character code specified within object.	-
SUBcommand = <file name>	Subcommand file specified.	-

### Assembler-specific details

Renesas SH	IAR Systems
<b>Limitations in source code structure</b>	
All segments are defined using “.SECTION” command.	Code segments are defined using the assembler directives SECTION OR RSEG, which means segments. A CSTACK segment can also be defined.
<code>.SECTION &lt;name&gt;, &lt;attribute&gt;, &lt;ALIGN=[2 4 8]&gt;</code>	<code>RSEG name:CODE[:flags] [(ALIGN=0-8)] RSEG name:DATA[:flags] [(ALIGN=0-8)] RSEG name:CONST[:flags] [(ALIGN=0-8)]</code>  <code>or</code> <code>SECTION name:CODE[:flags] [(ALIGN=0-8)] SECTION name:DATA[:flags] [(ALIGN=0-8)] SECTION name:CONST[:flags] [(ALIGN=0-8)]</code>
	Bit segments cannot be defined explicitly, but can easily be defined using bit operators in code or data segments. As a byte is the smallest allocatable memory segment, no memory is lost or gained using either tool.
<b>Binary representation</b>	
	Not supported, should be replaced by <code>0x0f</code> .

Renesas SH		IAR Systems
<b>Integer constants</b>		
B'1000	Binary	1010b, b'1010
Q'210	Octal	1234q, q'1234, 01234
D'136	Decimal	1234, -1, d'1234, 1234d
H'88	Hexadecimal	0FFFFh, 0xFFFF, h'FFFF
<b>Operand modifiers in assembler</b>		
STARTOF	Section start address.	SFB
SIZEOF	Section size in bytes.	SIZEOF
HIGH	Extracts the high-order byte.	HIGH
LOW	Extracts the low-order byte.	LOW
HWORD	Extracts the high-order word.	HWRD
LWORD	Extracts the low-order word.	LWRD
<b>Assembler directives</b>		
.CPU<target CPU>	Specifies the target CPU.	-
.SECTION<section name> [,<section attribute> [,<section type>]]	Declares a section.	SECTION <segment> :type [:flag] [(align)]
.ORG<location-counter value>	Sets the value of the location counter.	-
.ALIGN<boundary alignment value>	Corrects the value of the location counter to a multiple of boundary alignment value.	ALIGNRAM <align>
<symbol>[:].EQU<symbol value>	Sets a symbol value.	<label> EQU <expr>
<symbol>[:].ASSIGN<symbol value>	Sets or resets a symbol value.	<label> ASSIGN <expr>
<symbol>[:].REG<register name>	Defines the alias of a register name.	-
<symbol>[:].FREG<floating- point register name>	Defines a floating-point register name.	-
[<symbol>[:]].{ B   W   L }<integer data>[...]	Reserves integer data.	DC{8 16 32} <value>
[<symbol>[:]].DATAB[{ B   W   L }<block count>,<integer data>	Reserves an integer data block.	DS{8 16 32} <count>
[<symbol>[:]].SDATA"<string literal>"[,...]	Reserves string literal data.	<symbol> DC8 '<string>'
[<symbol>[:]].SDATAB<block count>,<string literal>"	Reserves a string literal data block.	-
[<symbol>[:]].SDATAZ"<string literal>"[,...]	Reserves string literal data (with length).	-
[<symbol>[:]].SDATAZ"<string literal>"[,...]	Reserves string literal data (with zero terminator).	<symbol> DC8 "<string>"
[<symbol>[:]].FDATA[{ S   D }<floating-point data>[,...]	Reserves floating-point data.	DF{32 64}
[<symbol>[:]].FDATAB[{ S   D }<block count>,<floating- point data>	Reserves a floating-point data block.	-
[<symbol>[:]].XDATA[{ W   L }<fixed-point data>[,...]	Reserves fixed-point data.	-
[<symbol>[:]].RES[{ B   W   L }<area count>	Reserves data area.	-
[<symbol>[:]].SRES<string literal area size>[,...]	Reserves string literal data area.	-
[<symbol>[:]].SRESC<string literal area size>[,...]	Reserves string literal data area (with length).	-
[<symbol>[:]].SRESZ<string literal area size>[,...]	Reserves string literal data area (with zero terminator).	-
[<symbol>[:]].FRES[{ S   D }<area count>	Reserves floating-point data area.	-
.EXPORT<symbol>[,...]	Declares externally defined symbols.	EXTERN <symbol> [,<symbol>]
.IMPORT<symbol>[,<symbol>...]	Declares externally referenced symbols.	IMPORT <symbol> [,<symbol>]
.GLOBAL<symbol>[,<symbol>...]	Declares externally defined and externally referenced symbols.	PUBLIC <symbol> [,<symbol>]



## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

<code>.OUTPUT { OBJ   NOOBJ   DBG   NODBG } [, ...]</code>	Controls object module and debugging information output.	-
<code>.DEBUG{ ON   OFF }</code>	Controls the output of symbolic debugging information.	-
<code>.ENDIAN{ BIG   LITTLE}</code>	Selects big endian or little endian.	-
<code>.LINE ["&lt;file name&gt;",]&lt;line number&gt;</code>	Changes line number.	-
<code>.PRINT{ LIST   NOLIST   SRC   NOSRC   CREF   NOCREF   SCT   NOSCT } [, ...]</code>	Controls assemble listing output.	-
<code>.LIST{ ON   OFF   COND   NOCOND   DEF   NODEF   CALL   NOCALL   EXP   NOEXP   CODE   NOCODE } [, ...]</code>	Controls the output of the source program listing.	-
<code>.FORM{ LIN = &lt;line count&gt;   COL = &lt;column count&gt;   TAB = {4   8} } [, ...]</code>	Sets the number of lines and columns in the assemble listing.	-
<code>.HEADING"&lt;string literal&gt;"</code>	Sets the header for the source program listing.	-
<code>.PAGE</code>	Inserts a new page in the source program listing.	-
<code>.SPACE[&lt;line count&gt;]</code>	Outputs blank lines to the source program listing.	-
<code>.PROGRAM&lt;object module name&gt;</code>	Sets the name of the object module.	PROGRAM <symbol>
<code>.RADIX{ B   Q   D   H }</code>	Sets the radix in which integer constants with no radix specifier are interpreted.	-
<code>.END[&lt;symbol&gt;]</code>	Specifies an entry point and the end of the source program.	END
<code>.STACK&lt;symbol&gt; = &lt;stack value&gt;</code>	Defines the stack value for the specified symbol.	-
<b>Assembler options</b>		
<code>Include = &lt;path name&gt;[, ...]</code>	Include file directory.	-I<path>
<code>DEFine = &lt;replacement symbol&gt; = "&lt;string literal&gt;" [, ...]</code>	Replacement symbol definition.	-D<symbol> [=value]
<code>ASSignA = &lt;variable name&gt; = &lt;integer constant&gt; [, ...]</code>	Integer preprocessor variable definition.	-
<code>ASSignC = &lt;variable name&gt; = "&lt;string literal&gt;" [, ...]</code>	Character preprocessor variable definition.	-
<code>Debug</code> <code>NODebug</code>	Debugging information.	-r
<code>EXPand [= &lt;output file name&gt;]</code>	Pre-processor expansion result.	-
<code>LITERAL = {Pool   Branch   Jump   Return} [, ...]</code>	Literal pool output point.	-
<code>Object [= &lt;output file name&gt;]</code> <code>NOObject</code>	Object module output.	-o {filename directory}
<code>DISpsize = {4   12}</code>	Unresolved symbol size.	-
<code>LISt [= &lt;output file name&gt;]</code> <code>NOLISt</code>	Assemble listing output control.	-l
<code>SOURce</code> <code>NOSOURce</code>	Source program listing output control.	-cA
<code>SHOW [= {CONDitionals   Definitions   Calls   Expansions   CODE   TAB={ 4   8 } } [, ...]]</code>  <code>NOSHOW [= {CONDitionals   Definitions   Calls   Expansions   CODE   TAB={ 4   8 } } [, ...]]</code>	Part of source program listing output control and tab size setting.	-t<n>
<code>CROSS_reference</code> <code>NOCROSS_reference</code>	Cross-reference listing output control.	-x{D I 2}
<code>SEction</code> <code>NOSEction</code>	Section information listing output control.	-
<code>AUTO_literal</code>	Size mode specification for automatic literal pool generation.	-
<code>Exclude</code>	Preventing output of information on	-

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

NOExclude	unreferenced external symbols.	
CHKMd	Specification to check privileged-mode instructions.	-
CHKTlb	Specification to check LDTLB instructions.	-
CHKCache	Specification to check cache-related instructions.	-
CHKDsp	Specification to check DSP-related instructions.	-
CHKFpu	Specification to check FPU-related instructions.	-
CHKAlign8	Specification to check 8-byte boundary alignment of .FDATA.	-
CPU = <target CPU>	Target CPU specification.	--cpu <target_core>
ENdian = {Big   Little}	Endian type specification.	--endian={little l big b}
Round = {Nearest   Zero}	Rounding direction of floating-point data.	-
DENormalize = {ON   OFF}	Handling denormalized numbers in floating-point data.	-
ABort = {Warning   Error}	Change of error level at which the assembler is abnormally terminated.	-
LATIN1	Western code character enabled.	-
SJIS	Interpretation of Japanese character as Shift JIS code.	-
EUC	Interpretation of Japanese character as EUC code.	-
OUtcode = {SJIS   EUC}	Specification of Japanese character.	-
LI NES = <number of lines>	Setting of the number of lines in the assemble listing.	-p<lines>
COlumnS = <number of digits>	Setting of the number of digits in the assemble listing.	-
LOGO NOLOGO	Copyright.	-
SUBcommand = <file name>	Specification of subcommand.	-f <filename>

### Linker and library details

Renesas SH	IAR Systems	
<b>Device-specific header files</b>		
All SFR are defined in header files named <device_number>.h . When a new project is created the corresponding header file is copied as iodefine.h to the project directory.	All SFRs are defined in ioxxx.h files.	
Renesas SH	IAR Systems	
<b>Linker options</b>		
Input = <file name> [( <module name> [, ...] )] [{, }...]	Input file.	No specific option. Just list the files.
LI Brary = <file name> [, ...]	Library file.	No specific option. Just list the files.
Binary = <file name> (<section name> [:<boundary alignment>] [/<section attribute>] [, <symbol name>]) [, ...]	Binary file.	-
DEFine = <symbol name> = {<symbol name>   <numerical value>} [, ...]	Symbol definition.	--define_symbol symbol=constant_value
ENTry = { <symbol name>   <address> }	Execution start address.	--entry <symbol>
NOPRElink	Pre-linker.	-
FOrm = { Absolute   Relocate   Object   Library [= {S U}]   Hexadecimal   Stype   Binary }	Output format.	Produces the ELF/DWARF format. To convert, use ielftool.exe.
DEBUg	Debugging information.	Compiler option:

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

SDebug NODebug		--debug
REcord={ H16   H20   H32   S1   S2   S3 }	Record size unification.	-
ROm = <ROM section name> = <RAM section name> [,...]	ROM support function.	-
OUtput = <file name>[={ <start address>-<end address>  <section name>[:...]}][,...]	Output file.	-o <file name> --output <file name>
MMap [= <file name>]	External symbol-allocation information file.	--map {filename directory}
SPace [= {<numerical value>   Random}]	Output to unused area.	-
Message NOMessage [= <error code> [-<error code>]][,...]	Information message.	--remarks
MSg_unused	Notification of unreferenced defined symbol.	-
Data_stuff	Reduce empty areas of boundary alignment.	--no_fragments
BYte_count=<numerical value>	Specification of data record byte count.	-
CRc =<address>=<start address> - <end address>[,...] [/{ CCITT   16 }][ :{BIG   LITTLE}]	Uses the checksum algorithm (CRC).	Is performed by ielftool.exe (-- checksum) but space can be reserved with --place_holder symbol [, size[, section[, alignment]]]
PADDING	Filling padding data at section end.	-
VECTN = <vector number> = {<symbol>   <address>} [,...]	Address setting for specified vector number.	By default, the vector table is populated with a <i>default interrupt handler</i> which calls the abort function. For each interrupt source that has no explicit interrupt service routine, the default interrupt handler will be called. If you write your own service routine for a specific vector, that routine will override the default interrupt handler.
VECT={<symbol> <address>}	Address setting for unused variable vector area.	See above.
LISt [ = <file name>]	List file.	--map {file directory}
SHow [ = {SYmbol   Reference   SEction   Xreference   Total_size   VECTOR   ALL } [,...]	List contents.	-
OPTimize = {String_unify   SYmbol_delete   Variable_access   Register   SAME_code   SHort_format   Function_call   Branch   Speed   SAFe } [...]  NOOPTimize}	Optimization.	--inline --vfe={forced}
SAMESize = <size> (default: sames=1e)	Minimum size to unify same codes.	-
PROfile = <file name>	Profile information file.	-
CAchesize=Size=<size>   Align=<line size> (default: ca=s=8,a=20)	Cache size.	-
SYmbol_forbid= <symbol name>[,...]  SAMECode_forbid= <function name>[,...]  Variable_forbid= <symbol name>[,...]  FUncion_forbid= <function name>[,...]	Optimization partially disabled.	#pragma optimize=[goal] [level][no_optimization...]

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

Section_forbid = [<file name>   <module name>] (<section name>[,...]) [,...]		
Absolute_forbid=<address>[+<size>] [,...]		
START = [({}<section name> [{ :   , }<section name>[,...]] [)] [,...] [ /<address>] [,...]	Section address.	Done in linker configuration file with the place in directive.
FSymbol = <section name>[,...]	Symbol address file.	-
ALIGNED_SECTION = <section name>[,...]	Section alignment specification.	-
CPU = { <cpu information file name>   { ROM   RAM   XROM   XRAM   YROM   YRAM } = <start address> -<end address> [,... ]   STRIDE}	Address check.	-
PS_check=<start address> -<end address>,<start address> -<end address> [,... ] [:<start address> -<end address>,<start address> -<end address> [,... ] ...]	Physical space overlap check.	-
CONTIGUOUS_SECTION = <section name>[,...]	Specifies section not to be divided.	-
S9	Always output S9 recode as end code.	-
STACK	Output stack information file.	-
Compress NOCompress	Debug information compression.	-
MEMory = [ High   Low ]	Memory = [ High   Low ].	-
REName = {<file name> (<name> = <name> [,... ] )   <module name> (<name> <name> [,... ] )} [,...]	Symbol name modification.	--redirect <from_symbol>=<to_symbol>
DElete = {<module name>   [ <file name> (<name>[,... ] )} [,...]	Symbol name deletion.	-
REPlace = <file> [ (<module> [,... ] ) ] [,...]	Module replacement.	-
EXTRact = <module>[,...]	Module extraction.	-
STRip	Debugging information deletion.	--strip
CHange_message={Information   Warning   Error } [=<error number> [-<error number>] [,... ] [,...]	Message level.	--diag_error=tag [,tag,...] --diag_remark=tag [,tag,...] --diag_suppress=tag [,tag,...] --diag_warning=tag [,tag,...]
Hide	Local name hide.	-
Total_size	Showing total size of sections.	-
RTs_file	Information file for the emulator.	-
SUBcommand = <file name>	Subcommand file.	-f <filename>
LOGo NOLOGo	Copyright message.	-
END	Executes option strings already input, inputs continuing option strings and continues processing.	-
EXIT	Specifies the termination of option input.	-
<b>Segments/Sections</b>		
B / B\$1 / B\$2 / B\$4	BSS section: uninitialized data, variable size 1/2/4 byte.	.bss
D / D\$1 / D\$2 / D\$4	Data section: initialized data, variable size 1/2/4 byte.	.data
P	Program section.	.text
R	ROM section: initialization data for "D", alignment 4/2/1 byte.	.data_init

## Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

C / C\$1 / C\$2 / C\$4	Constant section, variable size 1/2/4 byte.	.rodata
C\$INIT	C++ initial processing/postprocessing data area.	.init_array
C\$VTBL	C++ virtual function table area	-
S	Stack area.	CSTACK
\$G0 / \$G1	GBR section.	-
\$TBR	TBR table section.	-
\$ADDRESS \$<section> <address>	Stores variables defines using #pragma address.	-

### Runtime environment

Renesas SH	IAR Systems
<b>Calling convention</b>	
<b>Parameters passed on the stack</b>	
(1) Parameters whose types are other than target types for register passing	When there are more parameters than registers in a function, all parameters that do not fit in the registers are passed on the stack.
(2) Parameters of a function which has been declared by a prototype declaration to have variable-number parameters	
(3) When other parameters are already allocated to R4 to R7.	
(4) When other parameters are already allocated to FR4 (DR4) to FR11 (DR10).	
(5) long long type and unsigned long long type parameters	
(6) __fixed type, long __fixed type, __accum type, and long __accum type parameters	
<b>Parameters passed in registers</b>	
8-bit values in: R4-R7	8-bit values in: R0-R3
16-bit values in: R4-R7	16-bit values in: R0-R3
	24-bit values in: R0-R3
32-bit values in: R4-R7	32-bit values in: R0-R3
Floating-point values (32 bit) in: R4-R7 (not SH-2E, SH2A-FPU)	Floating-point values (32 bit) in: R0-R3
Floating-point values (32 bit) in: FR4-FR11 (SH-2E, SH2A-FPU)	-
Floating-point values (64 bit) in: DR4-DR10 (SH2A-FPU)	Floating-point values (64 bit) in: R0:R1-R2:R3
<b>Return values</b>	
8-bit values in: R0	8-bit values in: R0
16-bit values in: R0	16-bit values in: R0
	24-bit values in: R0
32-bit values in: R0	32-bit values in: R0
Floating-point values (32 bit) in: R0 (not SH-2E, SH2A-FPU)	Floating-point values (32 bit) in: R0
Floating-point values (32 bit) in: FR0 (SH-2E, SH2A-FPU)	-
Floating-point values (64 bit) in: DR0 (SH2A-FPU)	Floating-point values (64 bit) in: R0:R1
<b>Reserved registers</b>	
R8-R15, MACH, MACL, PR, FR12-FR15, DR12-DR14	R4-R11
<b>Scratch registers</b>	
R0-R7, FR0-FR11, DR0-DR11, FPUL, FPSCR, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1, DSR, MOD, RS, RE	R0-R3 and R12
<b>System startup and exit code</b>	
<p>The system startup code is located in <code>resetprg.c</code> and uses <code>dbset.c</code>.</p> <p>Customized hardware initialization may be placed in function <code>HardwareSetup()</code> in file <code>hwsetup.c</code>.</p> <p>Interrupt vectors and interrupt functions are predefined for all possible interrupt sources. These can be found in <code>intprg.c</code> and <code>vecttbl.c</code>.</p>	<p>The system startup code is located in the ready-made <code>cstartup.s</code> file. In addition, you specify additional settings, for example for the stack and heap size in the linker configuration file.</p> <p>It is likely that you need to customize the code for system initialization. For example, your application need to initialize memory-mapped special function registers, or omit the default initialization of data segments performed by</p>

	<p>cstartup.                  You can do this by providing a customized version of the routine <code>__low_level_init</code>, which is called from <code>cstartup</code> before the data segments are initialized. Modifying <code>cstartup</code> directly should be avoided.</p>
<b>Global variable initialization</b>	
<p>Static and global variables are initialized: zero-initialized variables are cleared and the values of other initialized variables are copied from ROM to RAM memory.                  The file <code>dbsect.c</code> holds some arrays which define which sections should be initialized, and whether the section contents has to be copied or has to be cleared.</p>	<p>Static and global variables are initialized: zero-initialized variables are cleared and the values of other initialized variables are copied from ROM to RAM memory. This initialization can be overridden by returning 0 from the <code>__low_level_init</code> function.                  Variables declared <code>__no_init</code> are not initialized at all:  <code>__no_init int i;</code></p>
<b>Reentrancy and recursive functions</b>	
<p>The SH compiler does not have precompiled libraries, but always builds application specific library files based on the selected header files. The library generator has an option for creating reentrant library files.</p>	<p>The compiler is always reentrant when using the DLIB library.</p>
<b>Other operations</b>	

IAR, IAR Systems, IAR Embedded Workbench, C-SPY, visualState, The Code to Success, IAR KickStart Kit, IAR, and the logotype of IAR Systems are trademarks or registered trademarks owned by IAR Systems. J-Link and J-Trace are trademarks licensed to IAR Systems.

All information is subject to change without notice. IAR Systems assumes no responsibility for errors and shall not be liable for any damage or expenses.

Copyright © 1996-2013 IAR Systems AB. Part number: EWARM\_MigratingFromRenesasHEWSH. First edition: June 2013